ESP32 Datasheet

Version 2.1



Espressif Systems

About This Guide

This document provides the specifications of ESP32 hardware.

Revision History

For revision history of this document, please refer to the last page.

Documentation Change Notification

Espressif provides email notifications to keep customers updated on changes to technical documentation. Please subscribe here.

Certification

Download certificates for Espressif products from here.

Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice. THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABIL-ITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein. The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2018 Espressif Inc. All rights reserved.

Contents

1	Overview	1
1.1	Featured Solutions	1
	1.1.1 Ultra-Low-Power Solution	1
	1.1.2 Complete Integration Solution	1
1.2	Wi-Fi Key Features	1
1.3	BT Key Features	2
1.4	MCU and Advanced Features	2
	1.4.1 CPU and Memory	2
	1.4.2 Clocks and Timers	3
	1.4.3 Advanced Peripheral Interfaces	3
	1.4.4 Security	3
1.5	Applications	4
1.6	Block Diagram	5
2	Pin Definitions	6
2.1		6
2.2	-	7
2.2		9
2.4		10
2.1		
3	Functional Description	12
3.1	CPU and Memory	12
	3.1.1 CPU	12
	3.1.2 Internal Memory	12
	3.1.3 External Flash and SRAM	13
	3.1.4 Memory Map	13
3.2	Timers and Watchdogs	15
	3.2.1 64-bit Timers	15
	3.2.2 Watchdog Timers	15
3.3	-	16
	3.3.1 CPU Clock	16
	3.3.2 RTC Clock	16
~ .	3.3.3 Audio PLL Clock	16
3.4	Radio	16
	3.4.1 2.4 GHz Receiver	17
	3.4.2 2.4 GHz Transmitter	17
0 5	3.4.3 Clock Generator	17
3.5	Wi-Fi	17
	3.5.1 Wi-Fi Radio and Baseband	18
	3.5.2 Wi-Fi MAC	18
0.0	3.5.3 Packet Traffic Arbitration (PTA)	18
3.6		18
	3.6.1 Bluetooth Radio and Baseband	19
	3.6.2 Bluetooth Interface	19

8 8.1 8.2	Learning Resources Must-Read Documents Must-Have Resources	39 39 39
	Part Number and Ordering Information	38
6	Package Information	37
	5.5.2 Transmitter	36
2.0	5.5.1 Receiver	36
5.5		36
	5.4.4 Transmitter – Enhanced Data Rate	35
	5.4.2 Transmitter – Basic Data Pate 5.4.3 Receiver – Enhanced Data Rate	34
	5.4.2 Transmitter – Basic Data Rate	34
0.4	5.4.1 Receiver – Basic Data Rate	33
5.3 5.4		33
5.2 5.3	RF Power-Consumption Specifications Wi-Fi Radio	32 33
5.1	Absolute Maximum Ratings	32
		32
5	Electrical Characteristics	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
4.2	Peripheral Pin Configurations	27
	4.1.19 Accelerator	26
	4.1.18 Serial Peripheral Interface (SPI)	26
	4.1.17 LED PWM	25
	4.1.16 Pulse Width Modulation (PWM)	25
	4.1.15 Pulse Counter	25
	4.1.14 Infrared Remote Controller	25
	4.1.13 I2S Interface	25
	4.1.12 I2C Interface	25
	4.1.10 SDIO/SFT Slave Controller 4.1.11 Universal Asynchronous Receiver Transmitter (UART)	24
	4.1.9 SD/SD/O/MINC Host Controller 4.1.10 SDIO/SPI Slave Controller	24
	4.1.8 Ethernet MAC Interface4.1.9 SD/SDIO/MMC Host Controller	23 24
	4.1.7 Ultra-Lower-Power Coprocessor	23
	4.1.6 Touch Sensor	23
	4.1.5 Temperature Sensor	22
	4.1.4 Digital-to-Analog Converter (DAC)	22
	4.1.3 Hall Sensor	22
	4.1.2 Analog-to-Digital Converter (ADC)	22
	4.1.1 General Purpose Input / Output Interface (GPIO)	22
4.1	Descriptions of Peripherals and Sensors	22
4	Peripherals and Sensors	22
_		
3.7		20
	3.6.4 Bluetooth Link Controller	19
	3.6.3 Bluetooth Stack	19

Appendix A – ESP32 Pin Lists	40
A.1. Notes on ESP32 Pin Lists	40
A.2. GPIO_Matrix	43
A.3. Ethernet_MAC	48
A.4. IO_MUX	48
Revision History	50

List of Tables

1	Pin Description	7
2	Strapping Pins	11
3	Memory and Peripheral Mapping	14
4	Power Consumption by Power Modes	21
5	Capacitive-Sensing GPIOs Available on ESP32	23
6	Peripheral Pin Configurations	27
7	Absolute Maximum Ratings	32
8	RF Power-Consumption Specifications	32
9	Wi-Fi Radio Characteristics	33
10	Receiver Characteristics – Basic Data Rate	33
11	Transmitter Characteristics – Basic Data Rate	34
12	Receiver Characteristics – Enhanced Data Rate	34
13	Transmitter Characteristics – Enhanced Data Rate	35
14	Receiver Characteristics – BLE	36
15	Transmitter Characteristics – BLE	36
16	ESP32 Ordering Information	38
17	Notes on ESP32 Pin Lists	40
18	GPIO_Matrix	43
19	Ethernet_MAC	48

List of Figures

1	Function Block Diagram	5
2	ESP32 Pin Layout (for QFN 6*6)	6
3	ESP32 Pin Layout (for QFN 5*5)	7
4	Address Mapping Structure	13
5	QFN48 (6x6 mm) Package	37
6	QFN48 (5x5 mm) Package	37
7	ESP32 Part Number	38

1. Overview

ESP32 is a single 2.4 GHz Wi-Fi and Bluetooth combo chip designed with TSMC ultra-low-power 40 nm technology. It is designed to achieve the best power and RF performance, showing robustness, versatility and reliability in a wide variety of applications and different power profiles.

The ESP32 series of chips include ESP32-D0WDQ6, ESP32-D0WD, ESP32-D2WD, and ESP32-S0WD. For details on part numbers and ordering information, please refer to Part Number and Ordering Information.

1.1 Featured Solutions

1.1.1 Ultra-Low-Power Solution

ESP32 is designed for mobile, wearable electronics, and Internet-of-Things (IoT) applications. It features all the state-of-the-art characteristics of low-power chips, including fine-grained clock gating, multiple power modes, and dynamic power scaling. For instance, in a low-power IoT sensor hub application scenario, ESP32 is woken up periodically and only when a specified condition is detected. Low duty cycle is used to minimize the amount of energy that the chip expends. The output of the power amplifier is also adjustable, thus contributing to an optimal trade-off between communication range, data rate and power consumption.

Note:

For more information, refer to Section 3.7 RTC and Low-Power Management.

1.1.2 Complete Integration Solution

ESP32 is a highly-integrated solution for Wi-Fi and Bluetooth IoT applications, with around 20 external components. ESP32 integrates an antenna switch, RF balun, power amplifier, low-noise receive amplifier, filters, and power management modules. As such, the entire solution occupies minimal Printed Circuit Board (PCB) area.

ESP32 uses CMOS for single-chip fully-integrated radio and baseband, and also integrates advanced calibration circuitries that allow the solution to dynamically adjust itself and remove external circuit imperfections, or adjust to changes in external conditions. As such, the mass production of ESP32 solutions does not require expensive and specialized Wi-Fi testing equipment.

1.2 Wi-Fi Key Features

- 802.11 b/g/n
- 802.11 n (2.4 GHz), up to 150 Mbps
- WMM
- Tx/rx A-MPDU, rx A-MSDU
- Immediate Block ACK
- Defragmentation
- Automatic Beacon monitoring (hardware TSF)
- 4 × Wi-Fi interfaces

- Simultaneous Infrastructure BSS Station mode/SoftAP mode/Promiscuous mode
- UMA compliant and certified
- Antenna diversity and selection

Note:

For more information, please refer to Section 3.5 Wi-Fi.

1.3 BT Key Features

- Compliant with Bluetooth v4.2 BR/EDR and BLE specification
- Class-1, class-2 and class-3 transmitter without external power amplifier
- Enhanced power control
- +12 dBm transmitting power
- NZIF receiver with -97 dBm sensitivity
- Adaptive Frequency Hopping (AFH)
- Standard HCI based on SDIO/SPI/UART
- High-speed UART HCI, up to 4 Mbps
- BT 4.2 controller
- Synchronous Connection-Oriented/Extended (SCO/eSCO)
- CVSD and SBC for audio codec
- Bluetooth Piconet and Scatternet
- Multi-connections in Classic BT and BLE
- Simultaneous advertising and scanning

1.4 MCU and Advanced Features

1.4.1 CPU and Memory

- Xtensa[®] single-/dual-core 32-bit LX6 microprocessor(s), up to 600 DMIPS (200 DMIPS for ESP32-S0WD, 400 DMIPS for ESP32-D2WD)
- 448 kB ROM
- 520 kB SRAM
- 16 kB SRAM in RTC
- QSPI flash/SRAM, up to 4 x 16 MB
- Power supply: 2.3V to 3.6V

1.4.2 Clocks and Timers

- Internal 8 MHz oscillator with calibration
- Internal RC oscillator with calibration
- External 2 MHz to 60 MHz crystal oscillator (40 MHz only for Wi-Fi/BT functionality)
- External 32 kHz crystal oscillator for RTC with calibration
- Two timer groups, including 2 x 64-bit timers and 1 x main watchdog in each group
- RTC timer with sub-second accuracy
- RTC watchdog

1.4.3 Advanced Peripheral Interfaces

- 34 × programmable GPIOs
- 12-bit SAR ADC up to 18 channels
- 2 × 8-bit DAC
- 10 × touch sensors
- Temperature sensor
- $4 \times SPI$
- 2 × I2S
- 2 × I2C
- 3 × UART
- 1 host (SD/eMMC/SDIO)
- 1 slave (SDIO/SPI)
- Ethernet MAC interface with dedicated DMA and IEEE 1588 support
- CAN 2.0
- IR (Tx/Rx)
- Motor PWM
- LED PWM up to 16 channels
- Hall sensor

1.4.4 Security

- Secure boot
- Flash encryption
- 1024-bit OTP, up to 768-bit for customers
- Cryptographic hardware acceleration:
 - AES
 - Hash (SHA-2)
 - RSA

- ECC
- Random Number Generator (RNG)

1.5 Applications

- Generic low-power IoT sensor hub
- Generic low-power IoT loggers
- Video streaming from camera
- Over The Top (OTT) devices
- Music players
 - Internet music players
 - Audio streaming devices
- Wi-Fi-enabled toys
 - Loggers
 - Proximity sensing toys
- Wi-Fi-enabled speech recognition devices
- Audio headsets
- Smart power plugs
- Home automation
- Mesh network
- Industrial wireless control
- Baby monitors
- Wearable electronics
- Wi-Fi location-aware devices
- Security ID tags
- Healthcare
 - Proximity and movement-monitoring trigger devices
 - Temperature-sensing loggers

1.6 Block Diagram




Figure 1: Function Block Diagram

Note:

Products in the ESP32 series differ from each other in terms of their support for embedded flash and the number of CPUs they have. For details, please refer to Part Number and Ordering Information.

2. Pin Definitions

2.1 Pin Layout




Figure 2: ESP32 Pin Layout (for QFN 6*6)




Figure 3: ESP32 Pin Layout (for QFN 5*5)

Note:

For details on ESP32's part number and the corresponding packaging, please refer to Part Number and Ordering Information.

2.2 Pin Description

Name	No.	Туре	Function
			Analog
VDDA	1	Р	Analog power supply (2.3V ~ 3.6V)
LNA_IN	2	I/O	RF input and output
VDD3P3	3	Р	Power supply (2.3V ~ 3.6V)
VDD3P3	4	Р	Power supply (2.3V ~ 3.6V)
			VDD3P3_RTC
			GPIO36, ADC_PRE_AMP, ADC1_CH0, RTC_GPIO0
SENSOR_VP	5	1	Note: Connects a 270 pF capacitor from SENSOR_VP to SEN-
			SOR_CAPP when used as ADC_PRE_AMP.

Table 1: Pin Description

Name	No.	Туре	Function	
			GPIO37, ADC_PRE_AMP, ADC1_CH1, RTC_GPIO1	
SENSOR_CAPP	6	1	Note: Connects a 270 pF capacitor from SENSOR_VP to SEN-	
			SOR_CAPP when used as ADC_PRE_AMP.	
			GPIO38, ADC1_CH2, ADC_PRE_AMP, RTC_GPIO2	
SENSOR_CAPN	7	1	Note: Connects a 270 pF capacitor from SENSOR_VN to SEN-	
			SOR_CAPN when used as ADC_PRE_AMP.	
			GPIO39, ADC1_CH3, ADC_PRE_AMP, RTC_GPIO3	
SENSOR_VN	8	1	Note: Connects a 270 pF capacitor from SENSOR_VN to SEN-	
			SOR_CAPN when used as ADC_PRE_AMP.	
	High: On; enables the chip		High: On; enables the chip	
CHIP_PU	9	1	Low: Off; resets the chip	
			Note: Do not leave the CHIP_PU pin floating.	
VDET_1	10	1	GPIO34, ADC1_CH6, RTC_GPIO4	
VDET_2	11	1	GPIO35, ADC1_CH7, RTC_GPIO5	
			GPIO32, 32K_XP (32.768 kHz crystal oscillator input),	
32K_XP	12	I/O	ADC1_CH4, TOUCH9, RTC_GPIO9	
			GPIO33, 32K_XN (32.768 kHz crystal oscillator output),	
32K_XN	13	I/O	ADC1_CH5, TOUCH8, RTC_GPI08	
GPIO25	14	I/O	GPIO25, DAC_1, ADC2_CH8, RTC_GPIO6, EMAC_RXD0	
GPIO26	15	1/O	GPIO26, DAC_2, ADC2_CH9, RTC_GPIO7, EMAC_RXD1	
GPIO27	16	1/O	GPI027, ADC2_CH7, TOUCH7, RTC_GPI017, EMAC_RX_DV	
	10		GPIO14, ADC2_CH6, TOUCH6, RTC_GPIO16, MTMS, HSPI-	
MTMS	17	I/O	CLK, HS2_CLK, SD_CLK, EMAC_TXD2	
			GPI012, ADC2 CH5, TOUCH5, RTC GPI015, MTDI, HSPIQ,	
MTDI	18	I/O	HS2_DATA2, SD_DATA2, EMAC_TXD3	
VDD3P3_RTC	19	P	Input power supply for RTC IO (1.8V ~ 3.6V)	
			GPIO13, ADC2_CH4, TOUCH4, RTC_GPIO14, MTCK, HSPID,	
MTCK	20	I/O	HS2_DATA3, SD_DATA3, EMAC_RX_ER	
			GPI015, ADC2 CH3, TOUCH3, RTC GPI013, MTDO,	
MTDO	21	I/O	HSPICSO, HS2_CMD, SD_CMD, EMAC_RXD3	
			GPIO2, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP,	
GPIO2	22	I/O	HS2_DATA0, SD_DATA0	
			GPIO0, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1,	
GPIO0	23	I/O	EMAC_TX_CLK	
GPIO4	24	I/O	GPIO4, ADC2_CH0, TOUCH0, RTC_GPIO10, HSPIHD,	
			HS2_DATA1, SD_DATA1, EMAC_TX_ER	
GPIO16	25	1/0		
GFIOTO	20	1/0	GPIO16, HS1_DATA4, U2RXD, EMAC_CLK_OUT	
VDD SDIO 26 P		Output power supply: 1.8V or the same voltage as		
	07	1/0	VDD3P3_RTC	
GPIO17	27	1/0		
SD_DATA_2	28	I/O GPIO9, SD_DATA2, SPIHD, HS1_DATA2, U1RXD		
SD_DATA_3	29	1/0	GPIO10, SD_DATA3, SPIWP, HS1_DATA3, U1TXD	
SD_CMD	30	1/0	GPIO11, SD_CMD, SPICSO, HS1_CMD, U1RTS	
SD_CLK	31	I/O	GPIO6, SD_CLK, SPICLK, HS1_CLK, U1CTS	

Name	No.	Туре	Function		
SD_DATA_0	32	I/O	GPIO7, SD_DATA0, SPIQ, HS1_DATA0, U2RTS		
SD_DATA_1	33	I/O	GPIO8, SD_DATA1, SPID, HS1_DATA1, U2CTS		
	VDD3P3_CPU				
GPIO5	34	I/O	GPIO5, VSPICS0, HS1_DATA6, EMAC_RX_CLK		
GPIO18	35	I/O	GPIO18, VSPICLK, HS1_DATA7		
GPIO23	36	I/O	GPIO23, VSPID, HS1_STROBE		
VDD3P3_CPU	37	Р	Input power supply for CPU IO (1.8V ~ 3.6V)		
GPIO19	38	I/O	GPIO19, VSPIQ, UOCTS, EMAC_TXD0		
GPIO22	39	I/O	GPIO22, VSPIWP, UORTS, EMAC_TXD1		
UORXD	40	I/O	GPIO3, U0RXD, CLK_OUT2		
U0TXD	41	I/O	GPIO1, U0TXD, CLK_OUT3, EMAC_RXD2		
GPIO21	42	I/O	GPIO21, VSPIHD, EMAC_TX_EN		
			Analog		
VDDA	43	Р	Analog power supply (2.3V ~ 3.6V)		
XTAL_N	44	0	External crystal output		
XTAL_P	45	I	External crystal input		
VDDA	46	Р	Digital power supply for PLL (2.3V ~ 3.6V)		
CAP2	47	I	Connects to a 3 nF capacitor and 20 k Ω resistor in parallel to CAP1		
CAP1	48	1	Connects to a 10 nF series capacitor to ground		
GND	49	Р	Ground		

Note:

- ESP32-D2WD's pins GPIO16, GPIO17, SD_CMD, SD_CLK, SD_DATA_0 and SD_DATA_1 are used for connecting the embedded flash, and are not recommended for other uses.
- For a quick reference guide to using the IO_MUX, Ethernet MAC, and GIPO Matrix pins of ESP32, please refer to Appendix ESP32 Pin Lists.
- In most cases, the data port connection between the ESP32 and external flash is as follows: SD_DATA0/SPIQ = IO1/DO, SD_DATA1/SPID = IO0/DI, SD_DATA2/SPIHD = IO3/HOLD, SD_DATA3/SPIWP = IO2/WP.

2.3 Power Scheme

ESP32's digital pins are divided into three different power domains:

- VDD3P3_RTC
- VDD3P3_CPU
- VDD_SDIO

VDD3P3_RTC is also the input power supply for RTC and CPU.

VDD3P3_CPU is also the input power supply for CPU.

VDD_SDIO connects to the output of an internal LDO whose input is VDD3P3_RTC. When VDD_SDIO is connected to the same PCB net together with VDD3P3_RTC, the internal LDO is disabled automatically.

The internal LDO can be configured as having 1.8V, or the same voltage as VDD3P3_RTC. It can be powered off via software to minimize the current of flash/SRAM during the Deep-sleep mode.

Note:

- CHIP_PU must be activated after the 3.3V rails have been brought up. The recommended delay time (T) is given by the parameter of the RC circuit. For the reference design, please see Figure **ESP-WROOM-32 Peripheral Schematics** in <u>ESP-WROOM-32 Datasheet</u>.
- CHIP_PU is used to reset the chip. The input level for resetting the chip should be below 0.6V and remain so for at least 200 µs.

• In scenarios where ESP32 is powered on and off repeatedly by switching the power rails, while there is a large capacitor on the VDD33 rail, simply switching off the VDD33 power rail and immediately switching it back on may cause an incomplete power discharge cycle and failure to reset the chip adequately.

An additional discharge circuit may be required to accelerate the discharge of the large capacitor on VDD33 rail to ensure proper power-on-reset when the ESP32 is powered up again. Please find the discharge circuit in Figure **ESP-WROOM-32 Peripheral Schematics**, in ESP-WROOM-32 Datasheet.

- The operating voltage of ESP32 ranges from 2.3V to 3.6V. When using a single-power supply, the recommended voltage of the power supply is 3.3V, and its recommended output current is 500 mA or more.
- When VDD_SDIO 1.8V is used as the power supply for external flash/PSRAM, a 2-kohm grounding resistor should be added on VDD_SDIO. For circuit design, please refer to Figure ESP32-WROVER Schematics, in ESP32-WROVER Datasheet.
- When battery is used as the power supply for ESP32 series of chips and modules, a supply voltage supervisor is recommended to avoid boot failure due to low voltage. Users are recommended to pull CHIP_PU low if the power supply for ESP32 is below 2.3V. For the reset circuit, please refer to Figure ESP-WROOM-32 Peripheral Schematics, in ESP-WROOM-32 Datasheet.
- For applications where flash, especially 3.3V flash, is used, avoid operating flash in an under voltage condition since it may cause altered flash contents.

2.4 Strapping Pins

ESP32 has five strapping pins:

- MTDI
- GPIO0
- GPIO2
- MTDO
- GPI05

Software can read the value of these five bits from register "GPIO_STRAPPING".

During the chip's system reset (power-on reset, RTC watchdog reset and brownout reset), the latches of the strapping pins sample the voltage level as strapping bits of "0" or "1", and hold these bits until the chip is powered down or shut down. The strapping bits configure the device's boot mode, the operating voltage of VDD_SDIO and other initial system settings.

Each strapping pin is connected to its internal pull-up/pull-down during the chip reset. Consequently, if a strapping pin is unconnected or the connected external circuit is high-impendence, the internal weak pull-up/pull-down will determine the default input level of the strapping pins.

To change the strapping bit values, users can apply the external pull-down/pull-up resistances, or apply the host MCU's GPIOs to control the voltage level of these pins when powering on ESP32.

After reset, the strapping pins work as normal-function pins.

Refer to Table 2 for a detailed boot modes' configuration by strapping pins.

Table 2: Strapping Pins

Voltage of Internal LDO (VDD_SDIO)							
Pin	Default	3.5	3V	1.8V			
MTDI	Pull-down	()	-	1		
			Booting Mode				
Pin	Default	SPI	Boot	Downlo	ad Boot		
GPIO0	Pull-up	-	1	(C		
GPIO2	Pull-down	Don't	-care	0			
		Debugging Log	g Printed on U0TXD Du	ring Booting?			
Pin	Default	U0TXD -	Toggling	U0TXD Silent			
MTDO	Pull-up	-	1	0			
			Timing of SDIO Slave				
Pin	Default	Falling-edge Input	Falling-edge Input	Rising-edge Input	Rising-edge Input		
Pin Delault		Falling-edge Output	Rising-edge Output	Falling-edge Output	Rising-edge Output		
MTDO	Pull-up	0	0	1	1		
GPIO5	Pull-up	0	1	0	1		

Note:

• Firmware can configure register bits to change the setting of "Voltage of Internal LDO (VDD_SDIO)" and "Timing of SDIO Slave" after booting.

• The embedded flash operates at 1.8V. For the ESP32 series of chips that contain embedded flash, the MTDI should be pulled high.

3. Functional Description

This chapter describes the functions integrated in ESP32.

3.1 CPU and Memory

3.1.1 CPU

ESP32 contains one or two low-power Xtensa® 32-bit LX6 microprocessor(s) with the following features:

- 7-stage pipeline to support the clock frequency of up to 240 MHz (160 MHz for ESP32-S0WD and ESP32-D2WD)
- 16/24-bit Instruction Set provides high code-density
- Support for Floating Point Unit
- Support for DSP instructions, such as 32-bit multiplier, 32-bit divider, and 40-bit MAC
- Support for 32 interrupt vectors from about 70 interrupt sources

The single-/dual-CPU interfaces include:

- Xtensa RAM/ROM Interface for instructions and data
- Xtensa Local Memory Interface for fast peripheral register access
- External and internal interrupt sources
- JTAG for debugging

3.1.2 Internal Memory

ESP32's internal memory includes:

- 448 kB of ROM for booting and core functions.
- 520 kB (8 kB RTC FAST Memory included) of on-chip SRAM for data and instructions.
 - 8 kB of SRAM in RTC, which is called RTC FAST Memory and can be used for data storage; it is
 accessed by the main CPU during RTC Boot from the Deep-sleep mode.
- 8 kB of SRAM in RTC, which is called RTC SLOW Memory and can be accessed by the co-processor during the Deep-sleep mode.
- 1 kbit of eFuse, of which 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including Flash-Encryption and Chip-ID.
- Embedded flash

Note:

- Products in the ESP32 series differ from each other, in terms of their support for embedded flash and the size of it. For details, please refer to Part Number and Ordering Information.
- ESP32-D2WD has a 16-Mbit, 40-MHz embedded flash, connected via pins GPIO16, GPIO17, SD_CMD, SD_CLK, SD_DATA_0 and SD_DATA_1.

3.1.3 External Flash and SRAM

ESP32 supports up to four 16-MB external QSPI flashes and SRAMs with hardware encryption based on AES to protect developers' programs and data.

ESP32 can access the external QSPI flash and SRAM through high-speed caches.

- Up to 16 MB of external flash are memory-mapped onto the CPU code space, supporting 8-bit, 16-bit and 32-bit access. Code execution is supported.
- Up to 8 MB of external flash/SRAM memory are mapped onto the CPU data space, supporting 8-bit, 16-bit and 32-bit access. Data-read is supported on the flash and SRAM. Data-write is supported on the SRAM.

Note:

ESP32 chips with embedded flash do not support the address mapping between external flash and peripherals.

3.1.4 Memory Map

The structure of address mapping is shown in Figure 4. The memory and peripherals' mapping of ESP32 is shown in Table 3.




Figure 4: Address Mapping Structure

Category	Target	Start Address	End Address	Size
	Internal ROM 0	0x4000_0000	0x4005_FFFF	384 kB
	Internal ROM 1	0x3FF9_0000	0x3FF9_FFFF	64 kB
	Internal SRAM 0	0x4007_0000	0x4009_FFFF	192 kB
Embedded	Internal SRAM 1	0x3FFE_0000	0x3FFF_FFF	– 128 kB
Memory		0x400A_0000	0x400B_FFFF	- 120 KD
Wornory	Internal SRAM 2	0x3FFA_E000	0x3FFD_FFFF	200 kB
		0x3FF8_0000	0x3FF8_1FFF	– 8 kB
	RTC FAST Memory	0x400C_0000	0x400C_1FFF	
	RTC SLOW Memory	0x5000_0000	0x5000_1FFF	8 kB
		0x3F40_0000	0x3F7F_FFFF	4 MB
External Memory	External Flash	0x400C_2000	0x40BF_FFFF	11 MB 248 kB
	External SRAM	0x3F80_0000	0x3FBF_FFFF	4 MB
	DPort Register	0x3FF0_0000	0x3FF0_0FFF	4 kB
	AES Accelerator	0x3FF0_1000	0x3FF0_1FFF	4 kB
	RSA Accelerator	0x3FF0_2000	0x3FF0_2FFF	4 kB
	SHA Accelerator	0x3FF0_3000	0x3FF0_3FFF	4 kB
	Secure Boot	0x3FF0_4000	0x3FF0_4FFF	4 kB
	Cache MMU Table	0x3FF1_0000	0x3FF1_3FFF	16 kB
	PID Controller	0x3FF1_F000	0x3FF1_FFFF	4 kB
	UART0	0x3FF4_0000	0x3FF4_0FFF	4 kB
	SPI1	0x3FF4_2000	0x3FF4_2FFF	4 kB
	SPIO	0x3FF4_3000	0x3FF4_3FFF	4 kB
	GPIO	0x3FF4_4000	0x3FF4_4FFF	4 kB
	RTC	0x3FF4_8000	0x3FF4_8FFF	4 kB
	IO MUX	0x3FF4_9000	0x3FF4_9FFF	4 kB
De vice le sure l	SDIO Slave	0x3FF4_B000	0x3FF4_BFFF	4 kB
Peripheral	UDMA1	0x3FF4_C000	0x3FF4_CFFF	4 kB
	I2S0	0x3FF4_F000	0x3FF4_FFFF	4 kB
	UART1	0x3FF5_0000	0x3FF5_0FFF	4 kB
	I2C0	0x3FF5_3000	0x3FF5_3FFF	4 kB
	UDMA0	0x3FF5_4000	0x3FF5_4FFF	4 kB
	SDIO Slave	0x3FF5_5000	0x3FF5_5FFF	4 kB
	RMT	0x3FF5_6000	0x3FF5_6FFF	4 kB
	PCNT	0x3FF5_7000	0x3FF5_7FFF	4 kB
	SDIO Slave	0x3FF5_8000	0x3FF5_8FFF	4 kB
	LED PWM	0x3FF5_9000	0x3FF5_9FFF	4 kB
	Efuse Controller	0x3FF5_A000	0x3FF5_AFFF	4 kB
	Flash Encryption	0x3FF5_B000	0x3FF5_BFFF	4 kB
	PWM0	0x3FF5_E000	 0x3FF5_EFFF	4 kB
	TIMG0	 0x3FF5_F000	 0x3FF5_FFFF	4 kB
	TIMG1	 0x3FF6_0000	0x3FF6_0FFF	4 kB

Table 3: Memory and Peripheral Mapping

Category	Target	Start Address	End Address	Size
	SPI2	0x3FF6_4000	0x3FF6_4FFF	4 kB
	SPI3	0x3FF6_5000	0x3FF6_5FFF	4 kB
	SYSCON	0x3FF6_6000	0x3FF6_6FFF	4 kB
	I2C1	0x3FF6_7000	0x3FF6_7FFF	4 kB
	SDMMC	0x3FF6_8000	0x3FF6_8FFF	4 kB
Peripheral	EMAC	0x3FF6_9000	0x3FF6_AFFF	8 kB
	PWM1	0x3FF6_C000	0x3FF6_CFFF	4 kB
	I2S1	0x3FF6_D000	0x3FF6_DFFF	4 kB
	UART2	0x3FF6_E000	0x3FF6_EFFF	4 kB
	PWM2	0x3FF6_F000	0x3FF6_FFFF	4 kB
	PWM3	0x3FF7_0000	0x3FF7_0FFF	4 kB
	RNG	0x3FF7_5000	0x3FF7_5FFF	4 kB

3.2 Timers and Watchdogs

3.2.1 64-bit Timers

There are four general-purpose timers embedded in the ESP32. They are all 64-bit generic timers which are based on 16-bit prescalers and 64-bit auto-reload-capable up/downcounters.

The timers feature:

- A 16-bit clock prescaler, from 2 to 65536
- A 64-bit time-base counter
- Configurable up/down time-base counter: incrementing or decrementing
- Halt and resume of time-base counter
- Auto-reload at alarming
- Software-controlled instant reload
- Level and edge interrupt generation

3.2.2 Watchdog Timers

The ESP32 has three watchdog timers: one in each of the two timer modules (called the Main Watchdog Timer, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT). These watchdog timers are intended to recover from an unforeseen fault, causing the application program to abandon its normal sequence. A watchdog timer has four stages. Each stage may take one of three or four actions upon the expiry of its programmed time period, unless the watchdog is fed or disabled. The actions are: interrupt, CPU reset, core reset, and system reset. Only the RWDT can trigger the system reset, and is able to reset the entire chip, including the RTC itself. A timeout value can be set for each stage individually.

During flash boot the RWDT and the first MWDT start automatically in order to detect, and recover from, booting problems.

The ESP32 watchdogs have the following features:

• Four stages, each of which can be configured or disabled separately

- Programmable time period for each stage
- One of three or four possible actions (interrupt, CPU reset, core reset, and system reset) upon the expiry of each stage
- 32-bit expiry counter
- Write protection to prevent the RWDT and MWDT configuration from being inadvertently altered
- SPI flash boot protection

If the boot process from an SPI flash does not complete within a predetermined time period, the watchdog will reboot the entire system.

3.3 System Clocks

3.3.1 CPU Clock

Upon reset, an external crystal clock source is selected as the default CPU clock. The external crystal clock source also connects to a PLL to generate a high-frequency clock (typically 160 MHz).

In addition, ESP32 has an internal 8 MHz oscillator. The accuracy of the oscillator is guaranteed by design and is stable within the operating temperatures (with a margin error of 1%). Hence, the application can then select the clock source from the external crystal clock source, the PLL clock or the internal 8 MHz oscillator. The selected clock source drives the CPU clock, directly or after division, depending on the application.

3.3.2 RTC Clock

The RTC clock has five possible sources:

- external low-speed (32 kHz) crystal clock
- external crystal clock divided by 4
- internal RC oscillator (typically about 150 kHz, and adjustable)
- internal 8 MHz oscillator
- internal 31.25 kHz clock (derived from the internal 8 MHz oscillator divided by 256)

When the chip is in the normal power mode and needs faster CPU accessing, the application can choose the external high-speed crystal clock divided by 4 or the internal 8 MHz oscillator. When the chip operates in the low-power mode, the application chooses the external low-speed (32 kHz) crystal clock, the internal RC clock or the internal 31.25 kHz clock.

3.3.3 Audio PLL Clock

The audio clock is generated by the ultra-low-noise fractional-N PLL. More details can be found in the <u>ESP32</u> <u>Technical Reference Manual</u>, in Chapter Reset and Clock.

3.4 Radio

The ESP32 radio consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter

- bias and regulators
- balun and transmit-receive switch
- clock generator

3.4.1 2.4 GHz Receiver

The 2.4 GHz receiver down-converts the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, RF filters, Automatic Gain Control (AGC), DC offset cancellation circuits and baseband filters are integrated with ESP32.

3.4.2 2.4 GHz Transmitter

The 2.4 GHz transmitter up-converts the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered Complementary Metal Oxide Semiconductor (CMOS) power amplifier. The use of digital calibration further improves the linearity of the power amplifier, enabling state-of-the-art performance in delivering +20.5 dBm of average power for an 802.11b transmission and +17 dBm for an 802.11n transmission.

Additional calibrations are integrated to cancel any radio imperfections, such as:

- Carrier leakage
- I/Q phase matching
- Baseband nonlinearities
- RF nonlinearities
- Antenna matching

These built-in calibration routines reduce the amount of time required for product testing, and render the testing equipment unnecessary.

3.4.3 Clock Generator

The clock generator produces a quadrature 2.4 GHz clock signals for the receiver and transmitter. All components of the clock generator are integrated into the chip, including all inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on-chip with patented calibration algorithms which ensure the best performance of the receiver and transmitter.

3.5 Wi-Fi

ESP32 implements TCP/IP and full 802.11 b/g/n WLAN MAC protocol. It supports Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled with minimum host interaction to minimize active-duty period.

3.5.1 Wi-Fi Radio and Baseband

The ESP32 Wi-Fi Radio and Baseband support the following features:

- 802.11b and 802.11g data rates
- 802.11n MCS0-7 in both 20 MHz and 40 MHz bandwidth
- 802.11n MCS32 (Rx)
- 802.11n 0.4 μ s guard-interval
- up to 150 Mbps of data rate
- Receiving STBC 2x1
- Up to 20.5 dBm of transmitting power
- Adjustable transmitting power
- Antenna diversity and selection

ESP32 supports antenna diversity with an external RF switch. One GPIO controls the RF switch and selects the best antenna to minimize the effects of channel fading.

3.5.2 Wi-Fi MAC

The ESP32 Wi-Fi MAC applies low-level protocol functions automatically, as follows:

- 4 × Wi-Fi interfaces
- Simultaneous Infrastructure BSS Station mode/SoftAP mode/Promiscuous mode
- Request To Send (RTS), Clear To Send (CTS) and Immediate Block ACK
- Defragmentation
- Tx/rx A-MPDU, rx A-MSDU
- TXOP
- WMM
- CCMP (CBC-MAC, counter mode), TKIP (MIC, RC4), WAPI (SMS4), WEP (RC4) and CRC
- Automatic beacon monitoring (hardware TSF)

3.5.3 Packet Traffic Arbitration (PTA)

ESP32 has a configurable Packet Traffic Arbitration (PTA) that provides flexible and exact timing Bluetooth coexistence support. It is a combination of both Frequency Division Multiplexing (FDM) and Time Division Multiplexing (TDM), which coordinates the protocol stacks.

3.6 Bluetooth

ESP32 integrates a Bluetooth link controller and Bluetooth baseband, which carry out the baseband protocols and other low-level link routines, such as modulation/demodulation, packets processing, bit stream processing, frequency hopping, etc.

3.6.1 Bluetooth Radio and Baseband

The ESP32 Bluetooth Radio and Baseband support the following features:

- Class-1, class-2 and class-3 transmit output powers, and a dynamic control range of up to 24 dB
- $\pi/4$ DQPSK and 8 DPSK modulation
- High performance in NZIF receiver sensitivity with over 97 dB of dynamic range
- Class-1 operation without external PA
- Internal SRAM allows full-speed data-transfer, mixed voice and data, and full piconet operation
- Logic for forward error correction, header error control, access code correlation, CRC, demodulation, encryption bit stream generation, whitening and transmit pulse shaping
- ACL, SCO, eSCO and AFH
- A-law, μ -law and CVSD digital audio CODEC in PCM interface
- SBC audio CODEC
- Power management for low-power applications
- SMP with 128-bit AES

3.6.2 Bluetooth Interface

- Provides UART HCI interface, up to 4 Mbps
- Provides SDIO / SPI HCI interface
- Provides I2C interface for the host to do configuration
- Provides PCM / I2S audio interface

3.6.3 Bluetooth Stack

The Bluetooth stack of ESP32 is compliant with Bluetooth v4.2 BR / EDR and BLE specification.

3.6.4 Bluetooth Link Controller

The link controller operates in three major states: standby, connection and sniff. It enables multiple connections, and other operations, such as inquiry, page, and secure simple-pairing, and therefore enables Piconet and Scatternet. Below are the features:

- Classic Bluetooth
 - Device Discovery (inquiry, and inquiry scan)
 - Connection establishment (page, and page scan)
 - Multi-connections
 - Asynchronous data reception and transmission
 - Synchronous links (SCO/eSCO)
 - Master/Slave Switch
 - Adaptive Frequency Hopping and Channel assessment
 - Broadcast encryption

- Authentication and encryption
- Secure Simple-Pairing
- Multi-point and scatternet management
- Sniff mode
- Connectionless Slave Broadcast (transmitter and receiver)
- Enhanced power control
- Ping
- Bluetooth Low Energy
 - Advertising
 - Scanning
 - Simultaneous advertising and scanning
 - Multiple connections
 - Asynchronous data reception and transmission
 - Adaptive Frequency Hopping and Channel assessment
 - Connection parameter update
 - Date Length Extension
 - Link Layer Encryption
 - LE Ping

3.7 RTC and Low-Power Management

With the use of advanced power-management technologies, ESP32 can switch between different power modes.

- Power modes
 - Active mode: The chip radio is powered on. The chip can receive, transmit, or listen.
 - Modem-sleep mode: The CPU is operational and the clock is configurable. The Wi-Fi/Bluetooth baseband and radio are disabled.
 - Light-sleep mode: The CPU is paused. The RTC memory and RTC peripherals, as well as the ULP co-processor are running. Any wake-up events (MAC, host, RTC timer, or external interrupts) will wake up the chip.
 - Deep-sleep mode: Only RTC memory and RTC peripherals are powered on. Wi-Fi and Bluetooth connection data are stored in RTC memory. The ULP co-processor can work.
 - Hibernation mode: The internal 8-MHz oscillator and ULP co-processor are disabled. The RTC recovery
 memory is powered down. Only one RTC timer on the slow clock and some RTC GPIOs are active. The
 RTC timer or the RTC GPIOs can wake up the chip from the Hibernation mode.

The power consumption varies with different power modes and work statuses of functional modules. Please see Table 4 for details.

Power mode	Description	Power consumption	
	Wi-Fi Tx packet 14 dBm ~ 19.5 dBm		
Active (RF working)	Wi-Fi / BT Tx packet 0 dBm	Please refer to Table 8 for details.	
	Wi-Fi / BT Rx and listening		
		Max speed 240 MHz: 30 mA ~ 50 mA	
Modem-sleep	The CPU is powered on.	Normal speed 80 MHz: 20 mA ~ 25 mA	
		Slow speed 2 MHz: 2 mA ~ 4 mA	
Light-sleep	-	0.8 mA	
	The ULP co-processor is powered on.	150 μA	
Deep-sleep	ULP sensor-monitored pattern	100 μA @1% duty	
	RTC timer + RTC memory	10 µA	
Hibernation	RTC timer only	5 μΑ	
Power off	CHIP_PU is set to low level, the chip is powered off	0.1 μΑ	

Table 4: Power Consumption by Power Modes

Note:

- When Wi-Fi is enabled, the chip switches between Active and Modem-sleep mode. Therefore, power consumption changes accordingly.
- In Modem-sleep mode, the CPU frequency changes automatically. The frequency depends on the CPU load and the peripherals used.
- During Deep-sleep, when the ULP co-processor is powered on, peripherals such as GPIO and I2C are able to operate.
- When the system works in the ULP sensor-monitored pattern, the ULP co-processor works with the ULP sensor periodically and the ADC works with a duty cycle of 1%, so the power consumption is 100 μ A.

4. Peripherals and Sensors

4.1 Descriptions of Peripherals and Sensors

4.1.1 General Purpose Input / Output Interface (GPIO)

ESP32 has 34 GPIO pins which can be assigned to various functions by programming the appropriate registers. There are several kinds of GPIOs: digital-only GPIOs, analog-enabled GPIOs, capacitive-touch-enabled GPIOs, etc. Analog-enabled GPIOs can be configured as digital GPIOs. Capacitive-touch-enabled GPIOs can be configured as digital GPIOs.

Most of the digital GPIOs can be configured as internal pull-up or pull-down, or set to high impedance. When configured as an input, the input value can be read through the register. The input can also be set to edge-trigger or level-trigger to generate CPU interrupts. Most of the digital IO pins are bi-directional, non-inverting and tristate, including input and output buffer with tristate control. These pins can be multiplexed with other functions, such as the SDIO interface, UART, SPI, etc. (More details can be found in the Appendix, Table IO_MUX.) For low-power operations, the GPIOs can be set to hold their states.

4.1.2 Analog-to-Digital Converter (ADC)

ESP32 integrates 12-bit SAR ADCs and supports measurements on 18 channels (analog-enabled pins). Some of these pins can be used to build a programmable gain amplifier which is used for the measurement of small analog signals. The ULP-coprocessor in ESP32 is also designed to measure the voltages, while operating in the sleep mode, which enables low-power consumption. The CPU can be woken up by a threshold setting and/or via other triggers.

With the appropriate setting, the ADCs and the amplifier can be configured to measure voltage for a maximum of 18 pins.

4.1.3 Hall Sensor

ESP32 integrates a Hall sensor based on an N-carrier resistor. When the chip is in the magnetic field, the Hall sensor develops a small voltage laterally on the resistor, which can be directly measured by the ADC, or amplified by the ultra-low-noise analog pre-amplifier and then measured by the ADC.

4.1.4 Digital-to-Analog Converter (DAC)

Two 8-bit DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The design structure is composed of integrated resistor strings and a buffer. This dual DAC supports power supply as input voltage reference and can drive other circuits. The dual channels support independent conversions.

4.1.5 Temperature Sensor

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an analog-to-digital converter into a digital code.

The temperature sensor has a range of -40°C to 125°C. The offset of the temperature sensor varies from chip to chip, due to process variations or the heat generated by the Wi-Fi circuitry itself (which affects measurements). Therefore, the internal temperature sensor is only suitable for applications that detect changes in temperature, rather than absolute temperatures, and for calibration purposes as well.

However, if the user calibrates the temperature sensor and uses the device for an application that uses minimal power, the results could be accurate enough.

4.1.6 Touch Sensor

ESP32 has 10 capacitive-sensing GPIOs, which detect variations induced by touching or approaching the GPIOs with a finger or other objects. The low-noise nature of the design and high sensitivity of the circuit allow relatively small pads to be used. Arrays of pads can also be used, so that a larger area or more points can be detected. The 10 capacitive-sensing GPIOs are listed in Table 5.

Capacitive-sensing signal name	Pin name
ТО	GPIO4
T1	GPIO0
T2	GPIO2
ТЗ	MTDO
T4	MTCK
T5	MTD1
Тб	MTMS
Τ7	GPIO27
Т8	32K_XN
Т9	32K_XP

Table 5: Capacitive-Sensing GPIOs Available on ESP32

4.1.7 Ultra-Lower-Power Coprocessor

The ULP processor and RTC memory remain powered on during the Deep-sleep mode. Hence, the developer can store a program for the ULP processor in the RTC memory to access the peripheral devices, internal timers and internal sensors during the Deep-sleep mode. This is useful for designing applications where the CPU needs to be woken up by an external event, or timer, or a combination of these events, while maintaining minimal power consumption.

4.1.8 Ethernet MAC Interface

An IEEE-802.3-2008-compliant Media Access Controller (MAC) is provided for Ethernet LAN communications. ESP32 requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to ESP32 through 17 signals of MII or nine signals of RMII. With the Ethernet MAC (EMAC) interface, the following features are supported:

- 10 Mbps and 100 Mbps rates
- Dedicated DMA controller allowing high-speed transfer between the dedicated SRAM and Ethernet MAC
- Tagged MAC frame (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames)
- 32-bit CRC generation and removal
- Several address-filtering modes for physical and multicast address (multicast and group addresses)

- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 512 words (32-bit)
- Hardware PTP (Precision Time Protocol) in accordance with IEEE 1588 2008 (PTP V2)
- 25 MHz/50 MHz clock output

4.1.9 SD/SDIO/MMC Host Controller

An SD/SDIO/MMC host controller is available on ESP32, which supports the following features:

- Secure Digital memory (SD mem Version 3.0 and Version 3.01)
- Secure Digital I/O (SDIO Version 3.0)
- Consumer Electronics Advanced Transport Architecture (CE-ATA Version 1.1)
- Multimedia Cards (MMC Version 4.41, eMMC Version 4.5 and Version 4.51)

The controller allows up to 80 MHz of clock output in three different data-bus modes: 1-bit, 4-bit and 8-bit. It supports two SD/SDIO/MMC4.41 cards in a 4-bit data-bus mode. It also supports one SD card operating at a 1.8V level.

4.1.10 SDIO/SPI Slave Controller

ESP32 integrates an SD device interface that conforms to the industry-standard SDIO Card Specification Version 2.0, and allows a host controller to access the SoC device using the SDIO bus interface and protocol. ESP32 acts as the slave on the SDIO bus. The host can access SDIO interface registers directly and can access shared memory via a DMA engine, thus maximizing performance without engaging the processor cores.

The SDIO/SPI slave controller supports the following features:

- SPI, 1-bit SDIO, and 4-bit SDIO transfer modes over the full clock range of 0 to 50 MHz
- Configurable sampling and driving clock edge
- Special registers for direct access by host
- Interrupt to host for initiating data transfer
- Automatic loading of SDIO bus data and automatic discarding of padding data
- Block size of up to 512 bytes
- Interrupt vectors between the host and the slave, allowing both to interrupt each other
- Supports DMA for data transfer

4.1.11 Universal Asynchronous Receiver Transmitter (UART)

ESP32 has three UART interfaces, i.e. UART0, UART1 and UART2, which provide asynchronous communication (RS232 and RS485) and IrDA support, communicating at a speed of up to 5 Mbps. UART provides hardware management of the CTS and RTS signals and software flow control (XON and XOFF). All of the interfaces can be accessed by the DMA controller or directly by the CPU.

4.1.12 I2C Interface

ESP32 has two I2C bus interfaces which can serve as I2C master or slave, depending on the user's configuration. The I2C interfaces support:

- Standard mode (100 kbit/s)
- Fast mode (400 kbit/s)
- Up to 5 MHz, yet constrained by SDA pull-up strength
- 7-bit/10-bit addressing mode
- Dual addressing mode

Users can program command registers to control I2C interfaces, so that they have more flexibility.

4.1.13 I2S Interface

Two standard I2S interfaces are available in ESP32. They can be operated in the master or slave mode, in full duplex and half-duplex communication modes, and can be configured to operate with an 8-/16-/32-/40-/48-bit resolution as input or output channels. BCK clock frequency, from 10 kHz up to 40 MHz, is supported. When one or both of the I2S interfaces are configured in the master mode, the master clock can be output to the external DAC/CODEC.

Both of the I2S interfaces have dedicated DMA controllers. PDM and BT PCM interfaces are supported.

4.1.14 Infrared Remote Controller

The infrared remote controller supports eight channels of infrared remote transmission and receiving. Through programming the pulse waveform, it supports various infrared protocols. Eight channels share a 512 x 32-bit block of memory to store the transmitting or receiving waveform.

4.1.15 Pulse Counter

The pulse counter captures pulse and counts pulse edges through seven modes. It has eight channels, each of whom captures four signals at a time. The four input signals include two pulse signals and two control signals. When the counter reaches a defined threshold, an interrupt is generated.

4.1.16 Pulse Width Modulation (PWM)

The Pulse Width Modulation (PWM) controller can be used for driving digital motors and smart lights. The controller consists of PWM timers, the PWM operator and a dedicated capture sub-module. Each timer provides timing in synchronous or independent form, and each PWM operator generates a waveform for one PWM channel. The dedicated capture sub-module can accurately capture events with external timing.

4.1.17 LED PWM

The LED PWM controller can generate 16 independent channels of digital waveforms with configurable periods and duties.

The 16 channels of digital waveforms operate at 80 MHz APB clock, eight of which have the option of using the 8 MHz oscillator clock. Each channel can select a 20-bit timer with configurable counting range, while its accuracy of duty can be up to 16 bits within a 1 ms period.

The software can change the duty immediately. Moreover, each channel supports step-by-step duty increasing or decreasing automatically, which makes it useful for the LED RGB color-gradient generator.

4.1.18 Serial Peripheral Interface (SPI)

ESP32 features three SPIs (SPI, HSPI and VSPI) in slave and master modes in 1-line full-duplex and 1/2/4-line half-duplex communication modes. These SPIs also support the following general-purpose SPI features:

- Four timing modes of the SPI format transfer, which depend on the polarity (POL) and the phase (PHA)
- up to 40 MHz and the divided clocks of 80 MHz
- up to 64-byte FIFO

All SPIs can also be used to connect to the external flash/SRAM and LCD. Each SPI can be served by DMA controllers.

4.1.19 Accelerator

ESP32 is equipped with hardware accelerators of general algorithms, such as AES (FIPS PUB 197), SHA (FIPS PUB 180-4), RSA, and ECC, which support independent arithmetic, such as Big Integer Multiplication and Big Integer Modular Multiplication. The maximum operation length for RSA, ECC, Big Integer Multiply and Big Integer Modular Multiplication is 4,096 bits.

The hardware accelerators greatly improve operation speed and reduce software complexity. They also support code encryption and dynamic decryption, which ensures that codes in the flash will not be stolen.

4.2 Peripheral Pin Configurations

Table 6: Peripheral Pin Configurations

Interface	Signal	Pin	Function
	ADC1_CH0	SENSOR_VP	
	ADC1_CH1	SENSOR_VN	
	ADC1_CH2	SENSOR_CAPP	
	ADC1_CH3	SENSOR_CAPN	
	ADC1_CH4	32K_XP	
	ADC1_CH5	32K_XN	
	ADC1_CH6	VDET_1	
	ADC1_CH7	VDET_2	
ADC	ADC2_CH0	GPIO4	Two 12-bit SAR ADCs
	ADC2_CH1	GPIO0	
	ADC2_CH2	GPIO2	
	ADC2_CH3	MTDO	
	ADC2_CH4	MTCK	
	ADC2_CH5	MTDI	
	ADC2_CH6	MTMS	
	ADC2_CH7	GPIO27	
	ADC2_CH8	GPIO25	
	ADC2_CH9	GPIO26	
	DAC_1	GPIO25	Two 8-bit DACs
DAC	DAC_2	GPIO26	
	TOUCH0	GPIO4	
	TOUCH1	GPIO0	
	TOUCH2	GPIO2	Capacitive touch sensors
	TOUCH3	MTDO	
Touch Sensor	TOUCH4	MTCK	
	TOUCH5	MTDI	
	TOUCH6	MTMS	
	TOUCH7	GPIO27	
	TOUCH8	32K_XN	
	TOUCH9	32K_XP	
JTAG	MTDI	MTDI	
	МТСК	MTCK	JTAG for software debugging
	MTMS	MTMS	
	MTDO	MTDO	

Interface	Signal	Pin	Function
SD/SDIO/MMC Host Controller	HS2_CLK	MTMS	
	HS2_CMD	MTDO	1
	HS2_DATA0	GPIO2	Supports SD momony cord V/2 01 standard
	HS2_DATA1	GPIO4	Supports SD memory card V3.01 standard
	HS2_DATA2	MTDI	
	HS2_DATA3	MTCK	
	PWM0_OUT0~2	-	Three channels of 16-bit timers generate PWM waveforms. Each channel has a pair of output signals, three fault detection
	PWM1_OUT_IN0~2		
	PWM0_FLT_IN0~2		
Motor PWM	PWM1_FLT_IN0~2	Any GPIO Pins	
	PWM0_CAP_IN0~2		signals, three event-capture signals, and
	PWM1_CAP_IN0~2		three sync signals.
	PWM0_SYNC_IN0~2		
	PWM1_SYNC_IN0~2		
	SD_CLK	MTMS	
	SD_CMD	MTDO	SDIO interface that conforms to the
SDIO/SPI Slave	SD_DATA0	GPIO2	industry standard SDIO 2.0 card
Controller	SD_DATA1	GPIO4	specification.
	SD_DATA2	MTDI	specification.
	SD_DATA3	MTCK	
	U0RXD_in		
	U0CTS_in		
	U0DSR_in	-	
	U0TXD_out		
	U0RTS_out		
	U0DTR_out		
UART	U1RXD_in	Any GPIO Pins	Two UART devices with hardware flow-control and DMA
	U1CTS_in		
	U1TXD_out		
	U1RTS_out	-	
	U2RXD_in		
	U2CTS_in	-	
	U2TXD_out		
	U2RTS_out		
I2C	I2CEXT0_SCL_in	Any GPIO Pins	Two I2C devices in slave or master modes
	I2CEXT0_SDA_in		
	I2CEXT1_SCL_in		
	I2CEXT1_SDA_in		
	I2CEXT0_SCL_out		
	I2CEXT0_SDA_out		
	I2CEXT1_SCL_out		
	I2CEXT1_SDA_out		

Interface	Signal	Pin	Function
	ledc_hs_sig_out0~7	- Any GPIO Pins	16 independent channels @80 MHz
LED PWM	ledc_ls_sig_out0~7		clock/RTC CLK. Duty accuracy: 16 bits.
	I2SOI_DATA_in0~15		
	I2S00_BCK_in		
	I2S0O_WS_in		
	I2S0I_BCK_in		
	I2S0I_WS_in		
	I2S0I_H_SYNC		
	I2S0I_V_SYNC		
	I2S0I_H_ENABLE		
	I2S0O_BCK_out		
	I2S0O_WS_out		
	I2S0I_BCK_out		
	I2S0I_WS_out		Stores input and output from to the oudio
12S	I2S0O_DATA_out0~23	Any GPIO Pins	Stereo input and output from/to the audio codec, and parallel LCD data output
	I2S1I_DATA_in0~15		
	I2S10_BCK_in		
	I2S1O_WS_in		
	I2S1I_BCK_in		
	I2S1I_WS_in	-	
	I2S1I_H_SYNC		
	I2S1I_V_SYNC		
	I2S1I_H_ENABLE		
	I2S1O_BCK_out		
	I2S1O_WS_out		
	I2S1I_BCK_out		
	I2S1I_WS_out		
	I2S1O_DATA_out0~23		
Infrared Remote	RMT_SIG_IN0~7	Any GPIO Pins	Eight channels of IR transmitter and
Controller	RMT_SIG_OUT0~7	Any drift ins	receiver for various waveforms
	HSPIQ_in/_out	Any GPIO Pins	Standard SPI consists of clock,
	HSPID_in/_out		chip-select, MOSI and MISO. These SPIs
	HSPICLK_in/_out		can be connected to LCD and other
	HSPI_CS0_in/_out		external devices. They support the
	HSPI_CS1_out		following features:
General Purpose	HSPI_CS2_out		 both master and slave modes;
SPI	VSPIQ_in/_out		4 sub-modes of the SPI format
	VSPID_in/_out		transfer that depend on the clock
	VSPICLK_in/_out		phase (CPHA) and clock polarity
	VSPI_CS0_in/_out		(CPOL) control;
	VSPI_CS1_out		configurable SPI frequency;
	VSPI_CS2_out		• up to 64 bytes of FIFO and DMA.

Interface	Signal	Pin	Function
	SPIHD	SD_DATA_2	
	SPIWP	SD_DATA_3]
	SPICS0	SD_CMD	
	SPICLK	SD_CLK	
	SPIQ	SD_DATA_0	
	el QSPI HSPIQ MTDI (
	HSPICLK	MTMS	
	HSPICS0MTD0Supportarallel QSPIHSPIQMTDIQuad SF	Supports Standard SPI, Dual SPI, and	
Parallel QSPI		MTDI	Quad SPI that can be connected to the
	HSPID	MTCK	external flash and SRAM
	HSPIHD	GPIO4	
	HSPIWP GPIO2		
	VSPICLK	GPIO18	
	VSPICS0	GPIO5	-
	VSPIQ	GPIO19	
	VSPID	GPIO23	
	VSPIHD	GPIO21	
	VSPIWP	GPIO22	
	EMAC_TX_CLK	GPIO0	
	EMAC_RX_CLK	GPIO5	
	EMAC_TX_EN	GPIO21	
	EMAC_TXD0	GPIO19	
	EMAC_TXD1	GPIO22	
	EMAC_TXD2	MTMS	
	EMAC_TXD3	MTDI	
	EMAC_RX_ER	MTCK	
	EMAC_RX_DV	GPIO27	
EMAC	EMAC_RXD0	GPIO25	Ethornot MAC with MIL/DMIL interface
	EMAC_RXD1	GPIO26	Ethernet MAC with MII/RMII interface
	EMAC_RXD2	UOTXD	
	EMAC_RXD3	MTD0	
	EMAC_CLK_OUT	GPIO16	
	EMAC_CLK_OUT_180	GPIO17	
	EMAC_TX_ER	GPIO4	
	EMAC_MDC_out	Any GPIO Pins	
	EMAC_MDI_in	Any GPIO Pins	
	EMAC_MDO_out	Any GPIO Pins	
	EMAC_CRS_out	Any GPIO Pins	
	EMAC_COL_out	Any GPIO Pins	

Interface	Signal	Pin	Function
	pcnt_sig_ch0_in0		
	pcnt_sig_ch1_in0	-	
	pcnt_ctrl_ch0_in0	-	
	pcnt_ctrl_ch1_in0		
	pcnt_sig_ch0_in1		
	pcnt_sig_ch1_in1		
	pcnt_ctrl_ch0_in1		
	pcnt_ctrl_ch1_in1		
	pcnt_sig_ch0_in2		
	pcnt_sig_ch1_in2		
	pcnt_ctrl_ch0_in2		
	pcnt_ctrl_ch1_in2		
	pcnt_sig_ch0_in3		
	pcnt_sig_ch1_in3		
	pcnt_ctrl_ch0_in3		The pulse counter captures pulse and
Pulse Counter	pcnt_ctrl_ch1_in3	Any GPIO Pins	counts pulse edges through seven modes.
	pcnt_sig_ch0_in4		
	pcnt_sig_ch1_in4		
	pcnt_ctrl_ch0_in4		
	pcnt_ctrl_ch1_in4		
	pcnt_sig_ch0_in5		
	pcnt_sig_ch1_in5		
	pcnt_ctrl_ch0_in5		
	pcnt_ctrl_ch1_in5		
	pcnt_sig_ch0_in6		
	pcnt_sig_ch1_in6		
	pcnt_ctrl_ch0_in6		
	pcnt_ctrl_ch1_in6		
	pcnt_sig_ch0_in7		
	pcnt_sig_ch1_in7		
	pcnt_ctrl_ch0_in7		
	pcnt_ctrl_ch1_in7		

5. Electrical Characteristics

Note:

The specifications in this chapter have been tested under the following general condition: VDD = 3.3V, $T_A = 27^{\circ}$ C, unless otherwise specified.

5.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Unit
Power supply ¹	VDD	2.3	3.3	3.6	V
Minimum current delivered by power supply	_{VDD}	0.5	-	-	A
Input low voltage	V_{IL}	-0.3	-	$0.25 \times V_{IO}^2$	V
Input high voltage	V_{IH}	$0.75 \times V_{IO}^2$	-	V_{IO}^{2} +0.3	V
Input leakage current	$ _{IL}$	-	-	50	nA
Input pin capacitance	C_{pad}	-	-	2	рF
Output low voltage	V_{OL}	-	-	$0.1 \times V_{IO}^2$	V
Output high voltage	V_{OH}	$0.8 \times V_{IO}^2$	-	-	V
Maximum output drive capability	$ _{MAX}$	-	-	40	mA
Storage temperature range	T_{STR}	-40	-	150	°C
Operating temperature range ³	T _{OPR}	-40	-	125	°C

Table 7: Absolute Maximum Ratings

1. The power supplies include VDDA, VDD3P3, VDD3P3_RTC, VDD3P3_CPU, VDD_SDIO. The VDD_SDIO also supports 1.8V mode.

2. V_{IO} is the power supply for a specific pad. More details can be found in Appendix, Table IO_MUX. For example, the power supply for SD_CLK is the VDD_SDIO.

The operating temperature of the embedded flash in ESP32-D2WD ranges from -40°C to 105°C, and so does that of ESP32-D2WD as a whole (-40°C ~ 105°C). The other chips in this series have no embedded flash, and their range of operating temperatures is -40°C ~ 125°C.

5.2 **RF Power-Consumption Specifications**

The power consumption measurements are taken with a 3.0V supply at 25°C of ambient temperature, at the antenna port. All transmitters' measurements are based on a 50% duty cycle.

Mode	Min	Тур	Max	Unit
Transmit 802.11b, DSSS 1 Mbps, POUT = +19.5 dBm	-	240	-	mA
Transmit 802.11b, OFDM 54 Mbps, POUT = +16 dBm	-	190	-	mA
Transmit 802.11g, OFDM MCS7, POUT = +14 dBm	-	180	-	mA
Receive 802.11b/g/n	-	95 ~ 100	-	mA
Transmit BT/BLE, POUT = 0 dBm	-	130	-	mA
Receive BT/BLE	-	95 ~ 100	-	mA

Table 8: RF Power-Consumption Specifications

5.3 Wi-Fi Radio

Description	Min	Typical	Max	Unit						
Input frequency	2412	-	2484	MHz						
Output impedance*	-	*	-	Ω						
Input reflection	-	-	-10	dB						
Tx power										
Output power of PA for 72.2 Mbps	Output power of PA for 72.2 Mbps131415dBm									
Output power of PA for 11b mode	19.5	20	20.5	dBm						
	Sensitivity	,								
DSSS, 1 Mbps	-	-98	-	dBm						
CCK, 11 Mbps	-	-91	-	dBm						
OFDM, 6 Mbps	-	-93	-	dBm						
OFDM, 54 Mbps	-	-75	-	dBm						
HT20, MCS0	-	-93	-	dBm						
HT20, MCS7	-	-73	-	dBm						
HT40, MCS0	-	-90	-	dBm						
HT40, MCS7	-	-70	-	dBm						
MCS32	-	-89	-	dBm						
Ad	jacent channel	rejection	·							
OFDM, 6 Mbps	-	37	-	dB						
OFDM, 54 Mbps	-	21	-	dB						
HT20, MCS0	-	37	-	dB						
HT20, MCS7	-	20	-	dB						

Table 9: Wi-Fi Radio Characteristics

*The typical value of ESP32's Wi-Fi radio output impedance is different in chips of different QFN packages. For ESP32 chips with QFN 6x6 package (ESP32-D0WDQ6), the value is $30+j10 \Omega$. For ESP32 chips with QFN 5x5 package (ESP32-D0WD, ESP32-D2WD, ESP32-D2WD, the value is $35+j10 \Omega$.

5.4 Bluetooth Radio

5.4.1 Receiver – Basic Data Rate

Parameter	Conditions	Min	Тур	Max	Unit
Sensitivity @0.1% BER	-	-	-94	-	dBm
Maximum received signal @0.1% BER	-	0	-	-	dBm
Co-channel C/I	-	-	+7	-	dB
Co-channel C/I Adjacent channel selectivity C/I	F = F0 + 1 MHz	-	-	-6	dB
	F = F0 - 1 MHz	-	-	-6	dB
	F = F0 + 2 MHz	-	-	-25	dB
Aujacent channel selectivity C/1	F = F0 - 2 MHz	- -94 - 0 - - - +7 - - - -6 - - -6	dB		
	F = F0 + 3 MHz	-	-	-25	dB
	F = F0 - 3 MHz	-	-	-45	dB

Table 10: Receiver Characteristics – Basic Data Rate

Parameter	Conditions	Min	Тур	Max	Unit
	30 MHz ~ 2000 MHz	-10	-	-	dBm
Out of hand blocking performance	2000 MHz ~ 2400 MHz	-27	-	-	dBm
Out-of-band blocking performance	2500 MHz ~ 3000 MHz	-27	-	-	dBm
	3000 MHz ~ 12.5 GHz	-10	-	-	dBm
Intermodulation	-	-36	-	-	dBm

5.4.2 Transmitter – Basic Data Rate

Table 11: Transmitter Characteristics - Basic Data Rate

Parameter	Conditions	Min	Тур	Max	Unit
RF transmit power	-	-	0	-	dBm
Gain control step	-	-	±3	-	dBm
RF power control range	-	-12	-	+12	dBm
+20 dB bandwidth	-	-	0.9	-	MHz
	F = F0 + 1 MHz	-	-24	-	dBm
	F = F0 - 1 MHz	-	-16.1	-	dBm
	F = F0 + 2 MHz	-	-40.8	-	dBm
Adjacent channel transmit power	F = F0 - 2 MHz	-	-35.6	-	dBm
	F = F0 + 3 MHz	-	-45.7	-	dBm
	F = F0 - 3 MHz	-	-40.2	-	dBm
	F = F0 + > 3 MHz	-	-45.6	-	dBm
	F = F0 - > 3 MHz	-	-44.6	-	dBm
$\Delta f 1_{\text{avg}}$	-	-	-	155	kHz
$\Delta f_{2\max}$	-	133.7	-	-	kHz
$\Delta f 2_{avg} / \Delta f 1_{avg}$	-	-	0.92	-	-
ICFT	-	-	-7	-	kHz
Drift rate	-	-	0.7	-	kHz/50 μs
Drift (1 slot packet)	-	-	6	-	kHz
Drift (5 slot packet)	-	-	6	-	kHz

5.4.3 Receiver – Enhanced Data Rate

Table 12: Receiver Characteristics - Enhanced Data Rate

Parameter	Conditions	Min	Тур	Max	Unit		
$\pi/4$ DQPSK							
Sensitivity @0.01% BER	-	-	-90	-	dBm		
Maximum received signal @0.01% BER	-	-	0	-	dBm		
Co-channel C/I	-	-	11	-	dB		
	F = F0 + 1 MHz	-	-7	-	dB		
	F = F0 - 1 MHz	-	-7	-	dB		
Adjacent channel selectivity C/I	F = F0 + 2 MHz	-	-25	-	dB		
Adjacent charmer selectivity C/1	F = F0 - 2 MHz	-	-35	-	dB		
	F = F0 + 3 MHz	-	-25	-	dB		
	F = F0 - 3 MHz	-	-45	-	dB		

Parameter	Conditions	Min	Тур	Max	Unit
	8DPSK				
Sensitivity @0.01% BER	-	-	-84	-	dBm
Maximum received signal @0.01% BER	-	-	-5	-	dBm
C/I c-channel	-	-	18	-	dB
	F = F0 + 1 MHz	-	2	-	dB
	F = F0 - 1 MHz	-	2	-	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	-	-25	-	dB
	F = F0 - 2 MHz	-	-25	-	dB
	F = FO + 3 MHz	-	-25	-	dB
	F = F0 - 3 MHz	-	-38	-	dB

5.4.4 Transmitter – Enhanced Data Rate

Table 13: Transmitter Characteristics – Enhanced Data Rate

Parameter	Conditions	Min	Тур	Max	Unit
RF transmit power	-	-	0	-	dBm
Gain control step	-	-	±З	-	dBm
RF power control range	-	-12	-	+12	dBm
$\pi/4$ DQPSK max w0	-	-	-0.72	-	kHz
$\pi/4$ DQPSK max wi	-	-	-6	-	kHz
$\pi/4$ DQPSK max lwi + w0l	-	-	-7.42	-	kHz
8DPSK max w0	-	-	0.7	-	kHz
8DPSK max wi	-	-	-9.6	-	kHz
8DPSK max lwi + w0l	-	-	-10	-	kHz
	RMS DEVM	-	4.28	-	%
$\pi/4$ DQPSK modulation accuracy	99% DEVM	-	-	30	%
	Peak DEVM	-	13.3	-	%
	RMS DEVM	-	5.8	0 - ±3 - - +12 -0.72 - -6 - -7.42 - 0.7 - -9.6 - -10 - 4.28 - - 30 13.3 -	%
8 DPSK modulation accuracy	99% DEVM	-	-		%
	Peak DEVM	-	14	-	%
	F = F0 + 1 MHz	-	-34	-	dBm
	F = F0 - 1 MHz	-	-40.2	- +12 2 - - 2 - 2 - 2 - - 2 - - - 3 - 30 3 - - 30 3 - - 20 - - 20 - - 20 - - 20 - - 20 - - 20 - - - 20 - - - 20 - - - -	dBm
	F = F0 + 2 MHz	-	-34		dBm
In-band spurious emissions	F = F0 - 2 MHz	-	-36		dBm
	F = F0 + 3 MHz	-	-38	-	dBm
	F = F0 - 3 MHz	-	-40.3	-	dBm
BDPSK max w0 BDPSK max wi BDPSK max lwi + w0l π/4 DQPSK modulation accuracy B DPSK modulation accuracy	F = F0 +/- > 3 MHz	-	-	-41.5	dBm
EDR differential phase coding	-	-	100	-	%

5.5 Bluetooth LE Radio

5.5.1 Receiver

Table 14: Receiver Characteristics – BLE


Parameter	Conditions	Min	Тур	Max	Unit
Sensitivity @30.8% PER	-	-	-97	-	dBm
Maximum received signal @30.8% PER	-	0	-	-	dBm
Co-channel C/I	-	-	+10	-	dB
	F = F0 + 1 MHz	-	-5	-	dB
	F = F0 - 1 MHz	-	-5	-	dB
ljacent channel selectivity C/I	F = F0 + 2 MHz	-	-25	-	dB
	F = F0 - 2 MHz	-	-35	-	dB
	F = F0 + 3 MHz	-	-25	-	dB
	F = F0 - 3 MHz	-	-45	-	dB
	30 MHz ~ 2000 MHz	-10	-	-	dBm
Out-of-band blocking performance	2000 MHz ~ 2400 MHz	-27	-	-	dBm
	2500 MHz ~ 3000 MHz	-27	-	-	dBm
	3000 MHz ~ 12.5 GHz	-10	-	-	dBm
Intermodulation	-	-36	-	-	dBm

5.5.2 Transmitter

Table 15: Transmitter Characteristics – BLE


Parameter	Conditions	Min	Тур	Max	Unit
RF transmit power	-	-	0	-	dBm
Gain control step	-	-	±3	-	dBm
RF power control range	-	-12	-	+12	dBm
	F = F0 + 1 MHz	-	-14.6	-	dBm
	F = F0 - 1 MHz	-	-12.7	-	dBm
	F = F0 + 2 MHz	-	-44.3	-	dBm
Adjacent channel transmit power	F = F0 - 2 MHz	-	-38.7	-	dBm
	F = FO + 3 MHz	-	-49.2	-	dBm
	F = F0 - 3 MHz	-	-44.7	-	dBm
	F = F0 + > 3 MHz	-	-50	-	dBm
	F = F0 - > 3 MHz	-	-50	-	dBm
$\Delta f1_{avg}$	-	-	-	265	kHz
Δf_{2} max	-	247	-	-	kHz
$\Delta f 2_{\text{avg}} / \Delta f 1_{\text{avg}}$	-	-	-0.92	-	-
ICFT	-	-	-10	-	kHz
Drift rate	-	-	0.7	-	kHz/50 μs
Drift	-	-	2	-	kHz

Package Information 6.



		TSLP	SLP
	MAX.	0.800	0.900
A	NDM.	0.750	0.850
	MIN.	0.700	0.800








Figure 6: QFN48 (5x5 mm) Package

Note:

The pins of the chip are numbered in an anti-clockwise direction from Pin 1 in the top view.

7. Part Number and Ordering Information




Figure 7: ESP32 Part Number

The table below provides the ordering information of the ESP32 series of chips.

Ordering code	Core	Embedded flash	Connection	Package
ESP32-D0WDQ6	Dual core	No embedded flash	Wi-Fi b/g/n + BT/BLE Dual Mode	QFN 6*6
ESP32-D0WD	Dual core	No embedded flash	Wi-Fi b/g/n + BT/BLE Dual Mode	QFN 5*5
ESP32-D2WD	Dual core	16-Mbit embedded flash (40 MHz)	Wi-Fi b/g/n + BT/BLE Dual Mode	QFN 5*5
ESP32-SOWD	Single core	No embedded flash	Wi-Fi b/g/n + BT/BLE Dual Mode	QFN 5*5

8. Learning Resources

8.1 Must-Read Documents

Click on the following links for related documents of ESP32.

- ESP32 Technical Reference Manual The manual provides detailed information on how to use the ESP32 memory and peripherals.
- ESP32 Hardware Resources The zip files include schematics, PCB layout, Gerber and BOM list.
- ESP32 Hardware Design Guidelines

The guidelines outline recommended design practices when developing standalone or add-on systems based on the ESP32 series of products, including ESP32, the ESP-WROOM-32 module, and ESP32-DevKitC — the development board.

• ESP32 AT Instruction Set and Examples

This document introduces the ESP32 AT commands, explains how to use them, and provides examples of several common AT commands.

8.2 Must-Have Resources

Here are the ESP32-related must-have resources.

• ESP32 BBS

This is an Engineer-to-Engineer (E2E) Community for ESP32, where you can post questions, share knowledge, explore ideas, and solve problems together with fellow engineers.

• ESP32 GitHub

ESP32 development projects are freely distributed under Espressif's MIT license on GitHub. It is established to help developers get started with ESP32, thus encouraging the growth of knowledge of ESP32-related hardware and software.

• ESP32 Tools

This is a webpage from which users can download ESP32 Flash Download Tools and the zip file "ESP32 Certification and Test".

• ESP-IDF

This webpage links users to the official IoT development framework for ESP32.

ESP32 Resources

This webpage provides the links to all the available ESP32 documents, SDK and tools.

Appendix A – ESP32 Pin Lists

A.1. Notes on ESP32 Pin Lists

Table 17: Notes on ESP32 Pin Lists

No.	Description
1	In Table IO_MUX, the boxes highlighted in red show the differences from ESP31B. The boxes highlighted in blue indicate the new features of ESP32, compared to those of ESP31B. The
	boxes highlighted in yellow indicate the GPIO pins that are input-only. Please see the following
	note for further details.
	GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull-
2	up/pull-down circuitry. The pin names are: SENSOR_VP (GPIO36), SENSOR_CAPP (GPIO37),
	SENSOR_CAPN (GPIO38), SENSOR_VN (GPIO39), VDET_1 (GPIO34), VDET_2 (GPIO35).
	The pins are grouped into four power domains: VANA (analog power supply), VRTC (RTC
	power supply), VIO (power supply of digital IOs and CPU cores), VSDIO (power supply of
3	SDIO IOs). VSDIO is the output of the internal SDIO-LDO. The voltage of SDIO-LDO can be
	configured at 1.8V or the same as that of the VRTC. The strapping pin and eFuse bits determine
	the default voltage of the SDIO-LDO. Software can change the voltage of the SDIO-LDO by
	configuring register bits. For details, please see the column "Power Domain" in Table IO_MUX.
	The functional pins in the VRTC domain are those with analog functions, including the 32
4	kHz crystal oscillator, ADC, DAC, and capacitive touch sensor. Please see columns "Analog
	Function 1~3" in Table IO_MUX.
5	These VRTC pins support the RTC function, and can work during Deep-sleep. For example, an RTC-GPIO can be used for waking up the chip from Deep-sleep.
	The GPIO pins support up to six digital functions, as shown in columns "Function 1~6" In Table
	IO_MUX . The function selection registers will be set as "N-1", where N is the function number.
	Below are some definitions:
	SD_* is for signals of the SDIO slave.
	 HS1_* is for Port 1 signals of the SDIO host.
	 HS2_* is for Port 2 signals of the SDIO host.
6	 MT* is for signals of the JTAG.
	 U0* is for signals of the UART0 module.
	 U1* is for signals of the UART1 module.
	 U2* is for signals of the UART2 module.
	 SPI* is for signals of the SPI01 module.
	 HSPI* is for signals of the SPI2 module.
	 VSPI* is for signals of the SPI3 module.

No.	Description
	Each digital "Function" column is accompanied by a column of "Type". Please see the following
	explanations for the meaning of "type" with respect to each "function" it is associated with. For
	any "Function-N", "type" signifies:
	• I: input only. If a function other than "Function- \mathcal{N} " is assigned, the input signal of
	"Function- N " is still from this pin.
	• 11: input only. If a function other than "Function-N" is assigned, the input signal for
	"Function-№" is always "1".
	• IO: input only. If a function other than "Function-N" is assigned, the input signal for
7	"Function- <mark>N</mark> " is always "0".
7	• O: output only.
	• T: high-impedance.
	• I/O/T: combinations of input, output, and high-impedance according to the function sig-
	nal.
	• I1/O/T: combinations of input, output, and high-impedance according to the function
	signal. If a function is not selected, the input signal of the function is "1".
	For example, pin 30 can act as HS1_CMD or SD_CMD, where HS1_CMD is of an "I1/O/T"
	type. If pin 30 is selected as HS1_CMD, the input and output of this pin are controlled by the
	SDIO host. If pin 30 is not selected as HS1_CMD, the input signal to SDIO host is always "1".
	Each digital output pin is associated with its configurable drive-strength. Column "Drive
	Strength" in Table IO_MUX lists the default values. The drive strength of the digital output
	pins can be configured into one of the following four options:
	• 0: ~5 mA
8	• 1: ~10 mA
	• 2: ~20 mA
	• 3: ~40 mA
	The default value is 2.
	The drive strength of the internal pull-up (wpu) and pull-down (wpd) is ~75 μ A.
	Column "At Reset" in Table IO_MUX lists the status of each pin during reset, including input-
9	enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). During reset, all pins are
	output-disabled.
	Column "After Reset" in Table IO_MUX lists the status of each pin immediately after reset,
10	including input-enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). After reset,
	each pin is set to its "Function 1". The output-enable is controlled by its digital Function 1.
	Table Ethernet_MAC is about the signal mapping inside Ethernet MAC. The Ethernet MAC
11	supports MII and RMII interfaces, and supports both internal PLL clock and the external clock
	source. For MII interface, the Ethernet MAC is with/without the TX_ERR signal. MDC, MDIO,
	CRS and COL are slow signals, and can be mapped onto any GPIO pins through the GPIO-
	Matrix.
	Table GPIO Matrix is for the GPIO-Matrix. The signals of the on-chip functional modules can
12	be mapped onto any GPIO pins. Some signals can be mapped onto a pin by both IO-MUX
	and GPIO-Matrix, as shown in the column tagged as "Same input signal from IO_MUX core"
	in Table GPIO Matrix.

No.	Description
	*In Table GPIO_Matrix the column "Default Value if unassigned" records the default value of
13	the an input signal if no GPIO is assigned to it. The actual value is determined by register
13	GPIO_FUNCm_IN_INV_SEL and GPIO_FUNCm_IN_SEL. (The value of m ranges from 1 to
	255.)

A.2. GPIO_Matrix

Table 18: GPIO_Matrix

Signal No.	Input signals	Default value if unassigned*	Same input signal from IO_MUX core	Output signals	Output enable of output signals
0	SPICLK_in	0	yes	SPICLK_out	SPICLK_oe
1	SPIQ_in	0	yes	SPIQ_out	SPIQ_oe
2	SPID_in	0	yes	SPID_out	SPID_oe
3	SPIHD_in	0	yes	SPIHD_out	SPIHD_oe
4	SPIWP_in	0	yes	SPIWP_out	SPIWP_oe
5	SPICS0_in	0	yes	SPICS0_out	SPICS0_oe
6	SPICS1_in	0	no	SPICS1_out	SPICS1_oe
7	SPICS2_in	0	no	SPICS2_out	SPICS2_oe
8	HSPICLK_in	0	yes	HSPICLK_out	HSPICLK_oe
9	HSPIQ_in	0	yes	HSPIQ_out	HSPIQ_oe
10	HSPID_in	0	yes	HSPID_out	HSPID_oe
11	HSPICS0_in	0	yes	HSPICS0_out	HSPICS0_oe
12	HSPIHD_in	0	yes	HSPIHD_out	HSPIHD_oe
13	HSPIWP_in	0	yes	HSPIWP_out	HSPIWP_oe
14	U0RXD_in	0	yes	U0TXD_out	1'd1
15	U0CTS_in	0	yes	U0RTS_out	1'd1
16	U0DSR_in	0	no	U0DTR_out	1'd1
17	U1RXD_in	0	yes	U1TXD_out	1'd1
18	U1CTS_in	0	yes	U1RTS_out	1'd1
23	I2S00_BCK_in	0	no	I2S0O_BCK_out	1'd1
24	I2S10_BCK_in	0	no	I2S10_BCK_out	1'd1
25	I2S0O_WS_in	0	no	I2S0O_WS_out	1'd1
26	I2S1O_WS_in	0	no	I2S10_WS_out	1'd1
27	I2S0I_BCK_in	0	no	I2S0I_BCK_out	1'd1
28	I2S0I_WS_in	0	no	I2S0I_WS_out	1'd1
29	I2CEXT0_SCL_in	1	no	I2CEXT0_SCL_out	1'd1
30	I2CEXT0_SDA_in	1	no	I2CEXT0_SDA_out	1'd1
31	pwm0_sync0_in	0	no	sdio_tohost_int_out	1'd1
32	pwm0_sync1_in	0	no	pwm0_out0a	1'd1
33	pwm0_sync2_in	0	no	pwm0_out0b	1'd1
34	pwm0_f0_in	0	no	pwm0_out1a	1'd1
35	pwm0_f1_in	0	no	pwm0_out1b	1'd1
36	pwm0_f2_in	0	no	pwm0_out2a	1'd1
37	-	0	no	pwm0_out2b	1'd1
39	pcnt_sig_ch0_in0	0	no	-	1'd1
40	pcnt_sig_ch1_in0	0	no	-	1'd1
41	pcnt_ctrl_ch0_in0	0	no	-	1'd1
42	pcnt_ctrl_ch1_in0	0	no	-	1'd1

Signal No.	Input signals	Default value if unassigned	Same input signal from IO_MUX core	Output signals	Output enable of output signals
43	pcnt_sig_ch0_in1	0	no	-	1'd1
44	pcnt_sig_ch1_in1	0	no	-	1'd1
45	pcnt_ctrl_ch0_in1	0	no	-	1'd1
46	pcnt_ctrl_ch1_in1	0	no	-	1'd1
47	pcnt_sig_ch0_in2	0	no	-	1'd1
48	pcnt_sig_ch1_in2	0	no	-	1'd1
49	pcnt_ctrl_ch0_in2	0	no	-	1'd1
50	pcnt_ctrl_ch1_in2	0	no	-	1'd1
51	pcnt_sig_ch0_in3	0	no	-	1'd1
52	pcnt_sig_ch1_in3	0	no	-	1'd1
53	pcnt_ctrl_ch0_in3	0	no	-	1'd1
54	pcnt_ctrl_ch1_in3	0	no	-	1'd1
55	pcnt_sig_ch0_in4	0	no	-	1'd1
56	pcnt_sig_ch1_in4	0	no	-	1'd1
57	pcnt_ctrl_ch0_in4	0	no	-	1'd1
58	pcnt_ctrl_ch1_in4	0	no	-	1'd1
61	HSPICS1_in	0	no	HSPICS1_out	HSPICS1_oe
62	HSPICS2_in	0	no	HSPICS2_out	HSPICS2_oe
63	VSPICLK_in	0	yes	VSPICLK_out_mux	VSPICLK_oe
64	VSPIQ_in	0	yes	VSPIQ_out	VSPIQ_oe
65	VSPID_in	0	yes	VSPID_out	VSPID_oe
66	VSPIHD_in	0	yes	VSPIHD_out	VSPIHD_oe
67	VSPIWP_in	0	yes	VSPIWP_out	VSPIWP_oe
68	VSPICS0_in	0	yes	VSPICS0_out	VSPICS0_oe
69	VSPICS1_in	0	no	VSPICS1_out	VSPICS1_oe
70	VSPICS2_in	0	no	VSPICS2_out	VSPICS2_oe
71	pcnt_sig_ch0_in5	0	no	ledc_hs_sig_out0	1'd1
72	pcnt_sig_ch1_in5	0	no	ledc_hs_sig_out1	1'd1
73	pcnt_ctrl_ch0_in5	0	no	ledc_hs_sig_out2	1'd1
74	pcnt_ctrl_ch1_in5	0	no	ledc_hs_sig_out3	1'd1
75	pcnt_sig_ch0_in6	0	no	ledc_hs_sig_out4	1'd1
76	pcnt_sig_ch1_in6	0	no	ledc_hs_sig_out5	1'd1
77	pcnt_ctrl_ch0_in6	0	no	ledc_hs_sig_out6	1'd1
78	pcnt_ctrl_ch1_in6	0	no	ledc_hs_sig_out7	1'd1
79	pcnt_sig_ch0_in7	0	no	ledc_ls_sig_out0	1'd1
80	pcnt_sig_ch1_in7	0	no	ledc_ls_sig_out1	1'd1
81	pcnt_ctrl_ch0_in7	0	no	ledc_ls_sig_out2	1'd1
82	pcnt_ctrl_ch1_in7	0	no	ledc_ls_sig_out3	1'd1
83	rmt_sig_in0	0	no	ledc_ls_sig_out4	1'd1
84	rmt_sig_in1	0	no	ledc_ls_sig_out5	1'd1
85	rmt_sig_in2	0	no	ledc_ls_sig_out6	1'd1

Signal No.	Input signals	Default value if unassigned	Same input signal from IO_MUX core	Output signals	Output enable of output signals
86	rmt_sig_in3	0	no	ledc_ls_sig_out7	1'd1
87	rmt_sig_in4	0	no	rmt_sig_out0	1'd1
88	rmt_sig_in5	0	no	rmt_sig_out1	1'd1
89	rmt_sig_in6	0	no	rmt_sig_out2	1'd1
90	rmt_sig_in7	0	no	rmt_sig_out3	1'd1
91	-	-	-	rmt_sig_out4	1'd1
92	-	-	-	rmt_sig_out6	1'd1
94	-	-	-	rmt_sig_out7	1'd1
95	I2CEXT1_SCL_in	1	no	I2CEXT1_SCL_out	1'd1
96	I2CEXT1_SDA_in	1	no	I2CEXT1_SDA_out	1'd1
97	host_card_detect_n_1	0	no	host_ccmd_od_pullup_en_n	1'd1
98	host_card_detect_n_2	0	no	host_rst_n_1	1'd1
99	host_card_write_prt_1	0	no	host_rst_n_2	1'd1
100	host_card_write_prt_2	0	no	gpio_sd0_out	1'd1
101	host_card_int_n_1	0	no	gpio_sd1_out	1'd1
102	host_card_int_n_2	0	no	gpio_sd2_out	1'd1
103	pwm1_sync0_in	0	no	gpio_sd3_out	1'd1
104	pwm1_sync1_in	0	no	gpio_sd4_out	1'd1
105	pwm1_sync2_in	0	no	gpio_sd5_out	1'd1
106	pwm1_f0_in	0	no	gpio_sd6_out	1'd1
107	pwm1_f1_in	0	no	gpio_sd7_out	1'd1
108	pwm1_f2_in	0	no	pwm1_out0a	1'd1
109	pwm0_cap0_in	0	no	pwm1_out0b	1'd1
110	pwm0_cap1_in	0	no	pwm1_out1a	1'd1
111	pwm0_cap2_in	0	no	pwm1_out1b	1'd1
112	pwm1_cap0_in	0	no	pwm1_out2a	1'd1
113	pwm1_cap1_in	0	no	pwm1_out2b	1'd1
114	pwm1_cap2_in	0	no	pwm2_out1h	1'd1
115	pwm2_flta	1	no	pwm2_out1l	1'd1
116	pwm2_fltb	1	no	pwm2_out2h	1'd1
117	pwm2_cap1_in	0	no	pwm2_out2l	1'd1
118	pwm2_cap2_in	0	no	pwm2_out3h	1'd1
119	pwm2_cap3_in	0	no	pwm2_out3l	1'd1
120	pwm3_flta	1	no	pwm2_out4h	1'd1
121	pwm3_fltb	1	no	pwm2_out4l	1'd1
122	pwm3_cap1_in	0	no	-	1'd1
123	pwm3_cap2_in	0	no	-	1'd1
124	pwm3_cap3_in	0	no	-	1'd1
140	I2S0I_DATA_in0	0	no	I2S00_DATA_out0	1'd1
141	I2S0I_DATA_in1	0	no	I2S00_DATA_out1	1'd1
142	I2SOI_DATA_in2	0	no	I2S00_DATA_out2	1'd1

			Same input		
Signal No.	Input signals	Default value if unassigned	signal from IO_MUX core	Output signals	Output enable of output signals
143	I2S0I_DATA_in3	0	no	I2S00_DATA_out3	1'd1
144	I2S0I_DATA_in4	0	no	I2S00_DATA_out4	1'd1
145	I2S0I_DATA_in5	0	no	I2SOO_DATA_out5	1'd1
146	I2S0I_DATA_in6	0	no	I2S00_DATA_out6	1'd1
147	I2S0I_DATA_in7	0	no	I2SOO_DATA_out7	1'd1
148	I2S0I_DATA_in8	0	no	I2SOO_DATA_out8	1'd1
149	I2S0I_DATA_in9	0	no	I2S00_DATA_out9	1'd1
150	I2S0I_DATA_in10	0	no	I2S0O_DATA_out10	1'd1
151	I2S0I_DATA_in11	0	no	I2S00_DATA_out11	1'd1
152	I2S0I_DATA_in12	0	no	I2SOO_DATA_out12	1'd1
153	I2S0I_DATA_in13	0	no	I2S00_DATA_out13	1'd1
154	I2S0I_DATA_in14	0	no	I2S00_DATA_out14	1'd1
155	I2S0I_DATA_in15	0	no	I2S00_DATA_out15	1'd1
156	-	-	-	I2S00_DATA_out16	1'd1
157	-	-	-	I2S00_DATA_out17	1'd1
158	-	-	-	I2SOO_DATA_out18	1'd1
159	-	-	-	I2S00_DATA_out19	1'd1
160	-	-	-	I2S00_DATA_out20	1'd1
161	-	-	-	I2S00_DATA_out21	1'd1
162	-	-	-	I2SOO_DATA_out22	1'd1
163	-	-	-	I2SOO_DATA_out23	1'd1
164	I2S1I_BCK_in	0	no	I2S1I_BCK_out	1'd1
165	I2S1I_WS_in	0	no	I2S1I_WS_out	1'd1
166	I2S1I_DATA_in0	0	no	I2S10_DATA_out0	1'd1
167	I2S1I_DATA_in1	0	no	I2S10_DATA_out1	1'd1
168	I2S1I_DATA_in2	0	no	I2S10_DATA_out2	1'd1
169	I2S1I_DATA_in3	0	no	I2S10_DATA_out3	1'd1
170	I2S1I_DATA_in4	0	no	I2S10_DATA_out4	1'd1
171	I2S1I_DATA_in5	0	no	I2S10_DATA_out5	1'd1
172	I2S1I_DATA_in6	0	no	I2S10_DATA_out6	1'd1
173	I2S1I_DATA_in7	0	no	I2S10_DATA_out7	1'd1
174	I2S1I_DATA_in8	0	no	I2S10_DATA_out8	1'd1
175	I2S1I_DATA_in9	0	no	I2S10_DATA_out9	1'd1
176	I2S1I_DATA_in10	0	no	I2S10_DATA_out10	1'd1
177	I2S1I_DATA_in11	0	no	I2S10_DATA_out11	1'd1
178	I2S1I_DATA_in12	0	no	I2S10_DATA_out12	1'd1
179	I2S1I_DATA_in13	0	no	I2S10_DATA_out13	1'd1
180	I2S1I_DATA_in14	0	no	I2S10_DATA_out14	1'd1
181	I2S1I_DATA_in15	0	no	I2S10_DATA_out15	1'd1
182	-	-	-	I2S10_DATA_out16	1'd1
183	-	-	-	I2S10_DATA_out17	1'd1

Signal No.	Input signals	Default value if unassigned	Same input signal from IO_MUX core	Output signals	Output enable of output signals
184	-	-	-	I2S10_DATA_out18	1'd1
185	-	-	-	I2S10_DATA_out19	1'd1
186	-	-	-	I2S10_DATA_out20	1'd1
187	-	-	-	I2S10_DATA_out21	1'd1
188	-	-	-	I2S10_DATA_out22	1'd1
189	-	-	-	I2S10_DATA_out23	1'd1
190	I2S0I_H_SYNC	0	no	pwm3_out1h	1'd1
191	I2S0I_V_SYNC	0	no	pwm3_out1l	1'd1
192	I2S0I_H_ENABLE	0	no	pwm3_out2h	1'd1
193	I2S1I_H_SYNC	0	no	pwm3_out2l	1'd1
194	I2S1I_V_SYNC	0	no	pwm3_out3h	1'd1
195	I2S1I_H_ENABLE	0	no	pwm3_out3l	1'd1
196	-	-	-	pwm3_out4h	1'd1
197	-	-	-	pwm3_out4l	1'd1
198	U2RXD_in	0	yes	U2TXD_out	1'd1
199	U2CTS_in	0	yes	U2RTS_out	1'd1
200	emac_mdc_i	0	no	emac_mdc_o	emac_mdc_oe
201	emac_mdi_i	0	no	emac_mdo_o	emac_mdo_o_e
202	emac_crs_i	0	no	emac_crs_o	emac_crs_oe
203	emac_col_i	0	no	emac_col_o	emac_col_oe
204	pcmfsync_in	0	no	bt_audio0_irq	1'd1
205	pcmclk_in	0	no	bt_audio1_irq	1'd1
206	pcmdin	0	no	bt_audio2_irq	1'd1
207	-	-	-	ble_audio0_irq	1'd1
208	-	-	-	ble_audio1_irq	1'd1
209	-	-	-	ble_audio2_irq	1'd1
210	-	-	-	pcmfsync_out	pcmfsync_en
211	-	-	-	pcmclk_out	pcmclk_en
212	-	-	-	pcmdout	pcmdout_en
213	-	-	-	ble_audio_sync0_p	1'd1
214	-	-	-	ble_audio_sync1_p	1'd1
215	-	-	-	ble_audio_sync2_p	1'd1
224	-	-	-	sig_in_func224	1'd1
225	-	-	-	sig_in_func225	1'd1
226	-	-	-	sig_in_func226	1'd1
227	-	-	-	sig_in_func227	1'd1
228	-	-	-	sig_in_func228	1'd1

A.3. Ethernet_MAC

PIN Name	Function6	MII (int_osc)	MII (ext_osc)	RMII (int_osc)	RMII (ext_osc)
GPIO0	EMAC_TX_CLK	TX_CLK (I)	TX_CLK (I)	CLK_OUT(O)	EXT_OSC_CLK(I)
GPIO5	EMAC_RX_CLK	RX_CLK (I)	RX_CLK (I)	-	-
GPIO21	EMAC_TX_EN	TX_EN(O)	TX_EN(O)	TX_EN(O)	TX_EN(O)
GPIO19	EMAC_TXD0	TXD[0](O)	TXD[0](O)	TXD[0](O)	TXD[0](O)
GPIO22	EMAC_TXD1	TXD[1](O)	TXD[1](O)	TXD[1](O)	TXD[1](O)
MTMS	EMAC_TXD2	TXD[2](O)	TXD[2](O)	-	-
MTDI	EMAC_TXD3	TXD[3](O)	TXD[3](O)	-	-
MTCK	EMAC_RX_ER	RX_ER(I)	RX_ER(I)	-	-
GPIO27	EMAC_RX_DV	RX_DV(I)	RX_DV(I)	CRS_DV(I)	CRS_DV(I)
GPIO25	EMAC_RXD0	RXD[0](I)	RXD[0](I)	RXD[0](l)	RXD[0](I)
GPIO26	EMAC_RXD1	RXD[1](I)	RXD[1](I)	RXD[1](l)	RXD[1](I)
U0TXD	EMAC_RXD2	RXD[2](I)	RXD[2](I)	-	-
MTDO	EMAC_RXD3	RXD[3](I)	RXD[3](I)	-	-
GPIO16	EMAC_CLK_OUT	CLK_OUT(O)	-	CLK_OUT(O)	-
GPIO17	EMAC_CLK_OUT_180	CLK_OUT_180(O)	-	CLK_OUT_180(O)	-
GPIO4	EMAC_TX_ER	TX_ERR(O)*	TX_ERR(O)*	-	-
In GPIO Matrix*	-	MDC(O)	MDC(O)	MDC(O)	MDC(O)
In GPIO Matrix*	-	MDIO(IO)	MDIO(IO)	MDIO(IO)	MDIO(IO)
In GPIO Matrix*	-	CRS(I)	CRS(I)	-	-
In GPIO Matrix*	-	COL(I)	COL(I)	-	-
*Notes: 1. The GF	PIO Matrix can be any GF	PIO. 2. The TX_ERR	(O) is optional.		

Table 19: Ethernet_MAC

A.4. IO_MUX

For the list of IO_MUX pins please see the next page.

| | LNA_IN
SENSOR_CAPP
SENSOR_CAPP
SENSOR_CAPN
SENSOR_VN
CHIP_PU
VDET_1
VDET_2
32K_XP | | VANA in
VANA in
VANA in
VANA in
VRTC
VRTC
VRTC | ADC_H | | | | |

 | | | | |
 |
 | | | | |
 | | | 1 |
|---------|---|------------------------|--|---|---|---|--|---
--
--|--|--
---|---
--
---|---|---|---|---
--|---|--|---
--|
| DD3P3 | SENSOR_VP
SENSOR_CAPP
SENSOR_CAPN
SENSOR_VN
CHIP_PU
VDET_1
VDET_2 | | VANA in
VANA in
VRTC
VRTC | | | | | |

 | | | | |
 |
 | | | | | | | | | |
 | | | |
| DD3P3 | SENSOR_CAPP
SENSOR_CAPN
SENSOR_VN
CHIP_PU
VDET_1
VDET_2 | | VANA in
VRTC
VRTC | | | | | |

 | | | | |
 |
 | | | | | | | | | |
 | | | |
| | SENSOR_CAPP
SENSOR_CAPN
SENSOR_VN
CHIP_PU
VDET_1
VDET_2 | | VRTC
VRTC | | | | | |

 | | | | |
 |
 | | | | | | | | | |
 | | | |
| | SENSOR_CAPP
SENSOR_CAPN
SENSOR_VN
CHIP_PU
VDET_1
VDET_2 | | VRTC | | | | | |

 | | | | |
 |
 | | | | |
 | | | |
| | SENSOR_CAPN
SENSOR_VN
CHIP_PU
VDET_1
VDET_2 | | | | ADC1_CH0 | | RTC_GPIO0 | | GPIO36

 | 1 | | | GPIO36 | 1
 |
 | | | | |
 | | | ie |
| | SENSOR_VN
CHIP_PU
VDET_1
VDET_2 | | VRTC | ADC_H | ADC1_CH1 | | RTC_GPIO1 | | GPIO37

 | 1 | | | GPI037 | 1
 |
 | | | | |
 | | | i |
| | CHIP_PU
VDET_1
VDET_2 | | | ADC_H | ADC1_CH2 | | RTC_GPIO2 | | GPIO38

 | 1.1 | | | GPIO38 | 1
 |
 | | | | |
 | | | i |
| | VDET_1
VDET_2 | | VRTC | ADC_H | ADC1_CH3 | | RTC_GPIO3 | | GPIO39

 | 1 | | | GPIO39 | 1
 |
 | | | | | | | | | |
 | | | |
| | VDET_2 | | VRTC | | | | | |

 | | | | |
 |
 | | | | |
 | | | |
| | | | VRTC | | ADC1_CH6 | | RTC_GPIO4 | | GPIO34

 | 1 | | | GPIO34 | 1
 |
 | | | | |
 | | | |
| | 32K_XP | | VRTC | | ADC1_CH7 | | RTC_GPIO5 | | GPIO35

 | 1 | | | GPIO35 | 1
 |
 | | | | |
 | | | |
| | | | VRTC | XTAL_32K_P | ADC1_CH4 | TOUCH9 | RTC_GPIO9 | | GPIO32

 | I/O/T | | | GPIO32 | I/O/T
 |
 | | | | |
 | 2'd2 | | |
| | 32K_XN | | VRTC | XTAL_32K_N | ADC1_CH5 | TOUCH8 | RTC_GPIO8 | | GPI033

 | I/O/T | | | GPI033 | I/O/T
 |
 | | | | |
 | 2'd2 | | |
| | | GPIO25 | VRTC | DAC_1 | ADC2_CH8 | | RTC_GPIO6 | | GPIO25

 | I/O/T | | | GPIO25 | I/O/T
 |
 | | | | EMAC_RXD0 | 1
 | 2'd2 | | |
| | | GPIO26 | VRTC | DAC_2 | ADC2_CH9 | | RTC_GPIO7 | | GPIO26

 | I/O/T | | | GPIO26 | I/O/T
 |
 | | | | EMAC_RXD1 | 1
 | 2'd2 | | |
| | | GPIO27 | VRTC | | ADC2_CH7 | TOUCH7 | RTC_GPI017 | | GPIO27

 | I/O/T | | | GPIO27 | I/O/T
 |
 | | | | EMAC_RX_DV | 1
 | 2'd2 | | |
| | | MTMS | VRTC | | ADC2_CH6 | TOUCH6 | RTC_GPIO16 | | MTMS

 | 10 | HSPICLK | I/O/T | GPIO14 | I/O/T
 | HS2_CLK
 | 0 | SD_CLK | 10 | EMAC_TXD2 | 0
 | 2'd2 | wpu, ie=1 | w |
| | | MTDI | VRTC | | ADC2_CH5 | TOUCH5 | RTC_GPIO15 | | MTDI

 | 11 | HSPIQ | I/O/T | GPIO12 | I/O/T
 | HS2_DATA2
 | 11/0/T | SD_DATA2 | 11/0/T | EMAC_TXD3 | 0
 | 2'd2 | wpd, ie=1 | w |
| GP3_RTC | | | VRTC supply in | | | | | |

 | | | | |
 |
 | | | | |
 | | | |
| | | MTCK | VRTC | | ADC2_CH4 | TOUCH4 | RTC_GPIO14 | | MTCK

 | 11 | HSPID | I/O/T | GPIO13 | I/O/T
 | HS2_DATA3
 | 11/0/T | SD_DATA3 | 11/0/T | EMAC_RX_ER | 1
 | 2'd2 | wpu, ie=1 | w |
| | | MTDO | VRTC | | ADC2_CH3 | TOUCH3 | RTC_GPIO13 | I2C_SDA | MTDO

 | O/T | HSPICS0 | I/O/T | GPIO15 | I/O/T
 | HS2_CMD
 | 11/0/T | SD_CMD | 11/0/T | EMAC_RXD3 | 1
 | 2'd2 | wpu, ie=1 | wp |
| | | GPIO2 | VRTC | | ADC2_CH2 | TOUCH2 | RTC_GPIO12 | I2C_SCL | GPI02

 | I/O/T | HSPIWP | I/O/T | GPIO2 | I/O/T
 | HS2_DATA0
 | 11/0/T | SD_DATA0 | 11/0/T | _ |
 | 2'd2 | wpd, ie=1 | wp |
| | | GPI00 | VRTC | | ADC2_CH1 | TOUCH1 | RTC_GPI011 | I2C_SDA | GPI00

 | I/O/T | CLK_OUT1 | 0 | GPI00 | I/O/T
 | _
 | | _ | | EMAC_TX_CLK | 1
 | 2'd2 | wpu, ie=1 | wp |
| | | GPIO4 | VRTC | | ADC2_CH0 | TOUCH0 | RTC_GPIO10 | I2C_SCL | GPIO4

 | I/O/T | HSPIHD | I/O/T | GPIO4 | I/O/T
 | HS2_DATA1
 | 11/O/T | SD_DATA1 | 11/O/T | EMAC_TX_ER | 0
 | 2'd2 | wpd, ie=1 | wp |
| | | GPIO16 | VSDIO | | | | | | GPIO16

 | I/O/T | | | GPI016 | I/O/T
 | HS1_DATA4
 | 11/0/T | U2RXD | 11 | EMAC_CLK_OUT | 0
 | 2'd2 | | |
| D_SDIO | | | VSDIO supply out/in | | | | | |

 | | | | |
 |
 | | | | |
 | | | |
| | | GPIO17 | VSDIO | | | | | | GPIO17

 | I/O/T | | | GPIO17 | I/O/T
 | HS1_DATA5
 | 11/0/T | U2TXD | 0 | EMAC_CLK_OUT_180 | 0
 | 2'd2 | | |
| | | SD_DATA_2 | VSDIO | | | | | | SD_DATA2

 | 11/0/T | SPIHD | I/O/T | GPIO9 | I/O/T
 | HS1_DATA2
 | 11/0/T | U1RXD | 11 | |
 | 2'd2 | wpu, ie=1 | wp |
| | | SD_DATA_3 | VSDIO | | | | | | SD_DATA3

 | 10/0/T | SPIWP | I/O/T | GPIO10 | I/O/T
 | HS1_DATA3
 | 11/0/T | U1TXD | 0 | |
 | 2'd2 | wpu, ie=1 | wp |
| | | SD_CMD | VSDIO | | | | | | SD_CMD

 | 11/0/T | SPICS0 | I/O/T | GPI011 | I/O/T
 | HS1_CMD
 | 11/0/T | U1RTS | 0 | |
 | 2'd2 | wpu, ie=1 | wp |
| | | SD CLK | VSDIO | | | | | | SD CLK

 | 10 | SPICLK | I/0/T | GPI06 | I/O/T
 | HS1 CLK
 | 0 | U1CTS | 11 | | | | | | |
 | 2'd2 | wpu, ie=1 | wp |
| | | | VSDIO | | | | | |

 | | SPIQ | | GPI07 |
 |
 | | U2RTS | 0 | | | | | | |
 | | | wp |
| | | | | | | | | |

 | | SPID | | GPI08 |
 |
 | | U2CTS | 11 | | | | | | |
 | | | wp |
| | | | | | | | | |

 | | | | |
 |
 | | | | EMAC BX CLK | 1
 | | | wc |
| | | | | | | | | |

 | | | | |
 |
 | | | | Enno_Int_OEn |
 | | npu, io-1 | |
| | | GPIO23 | VIO | | | | | | GPI023

 | I/O/T | VSPID | I/O/T | GPI023 |
 | ·
 | | | | | | | | | |
 | 2'd2 | | |
| 3P3_CPU | | | VIO supply in | | | | | |

 | | | | |
 |
 | | | | |
 | | | |
| | | GPIO19 | VIO | | | | | | GPIO19

 | I/O/T | VSPIQ | I/O/T | GPIO19 | I/O/T
 | UOCTS
 | 11 | | | EMAC_TXD0 | 0
 | 2'd2 | | |
| | | GPIO22 | VIO | | | | | | GPIO22

 | I/O/T | VSPIWP | I/O/T | GPI022 | I/O/T
 | UORTS
 | 0 | | | EMAC_TXD1 | 0
 | 2'd2 | | |
| | | UORXD | VIO | | | | | | UORXD

 | 11 | CLK_OUT2 | 0 | GPIO3 | I/O/T
 |
 | | | | |
 | 2'd2 | wpu, ie=1 | wp |
| | | U0TXD | VIO | | | | | | U0TXD

 | 0 | CLK_OUT3 | 0 | GPIO1 | I/O/T
 |
 | | | | EMAC_RXD2 | T
 | 2'd2 | wpu, ie=1 | wp |
| | | GPIO21 | VIO | | | | | | GPIO21

 | I/O/T | VSPIHD | I/0/T | GPI021 | I/O/T
 |
 | | | | EMAC_TX_EN | 0
 | 2'd2 | | |
| VDDA | | | | | | | | |

 | | | | |
 |
 | | | | | | | | | |
 | | | |
| | XTAL_N | | VANA | | | | | |

 | | | | |
 |
 | | | | | | | | | |
 | | | |
| | XTAL_P | | VANA | | | | | |

 | | | | |
 |
 | | | | | | | | | |
 | | | |
| VDDA | ~ | | VANA | | | | | |

 | | | | |
 |
 | | | | | | | | | |
 | | | |
| | CAP2 | | | | | | | |

 | | | | |
 |
 | | | | | | | | | |
 | | | |
| | | | | | | | | |

 | | | | | -
 |
 | | | | | | | | | |
 | | | |
| | | | | | | | | |

 | | | | |
 |
 | | | | | | | | | | | | | | | | | | | | | | | | |
 | | | |
| 3F | 3_CPU | 0A
XTAL_N
XTAL_P | Barrier Carlor C | GPI017 VSDI0 SD_DATA_2 VSDI0 SD_DATA_3 VSDI0 SD_DATA_3 VSDI0 SD_DATA_3 VSDI0 SD_DATA_0 VSDI0 SD_DATA_0 VSDI0 SD_DATA_0 VSDI0 GPI05 V/O GPI018 VIO GPI029 VIO GPI021 VIO GPI022 VIO UGRXD VIO GPI021 VIO GPI021 VIO GPI021 VIO GPI021 VIO GPI021 VIO GPI021 VIO VANA VANA XTAL_N VANA VANA VANA A VANA | GPI017 VSDI0 SD_DATA_2 VSDI0 SD_DATA_3 VSDI0 SD_DATA_3 VSDI0 SD_DATA_4 VSDI0 SD_DATA_0 VSDI0 SD_DATA_0 VSDI0 SD_DATA_1 VSDI0 GPI018 VIO GPI018 VIO GPI019 VIO GPI019 VIO GPI021 VIO UORXD VIO XTAL_N VANA XTAL_P VANA CAP2 VNNA | GPI017 VSDI0 SD_DATA_2 VSDI0 SD_DATA_3 VSDI0 SD_DATA_3 VSDI0 SD_DATA_0 VSDI0 SD_DATA_0 VSDI0 SD_DATA_0 VSDI0 SD_DATA_0 VSDI0 SD_DATA_0 VSDI0 GPI028 VI0 GPI028 VI0 GPI029 VI0 GPI029 VI0 GPI029 VI0 GPI029 VI0 GPI021 VI0 GPI022 VI0 GPI021 VI0 GPI021 VI0 GPI023 VI0 GPI024 VI0 GPI025 VI0 GPI024 VI0 GPI025 VI0 GPI026 VI0 GPI027 VI0 GPI028 VI0 GPI029 VI0 GPI021 VI0 GPI021 VI0A GPI021 VIANA | GPI017 VSDI0 SD_DATA,2 VSDI0 SD_DATA,3 VSDI0 SD_DATA,3 VSDI0 SD_DATA,4 VSDI0 SD_DATA,0 VSDI0 SD_DATA,0 VSDI0 SD_DATA,1 VSDI0 GPI018 VI0 GPI018 VI0 GPI019 VI0 GPI019 VI0 GPI019 VI0 GPI012 VI0 GPI021 VI0 GPI021 VI0 GPI021 VI0 GPI021 VI0 GPI023 VI0 GPI024 VI0 GPI025 VI0 GPI026 VI0 GPI027 VI0 GPI028 VI0 GPI029 VI0 GPI021 VI0 XTAL, N VANA XTAL, P VANA VANA DA VANA | GPI017 VSDI0 MSD SD_DATA_2 VSDI0 Image: Constraint of the second of the | GPI017 VSD0 VSD0 SD_DATA_2 VSD0 SD_DATA_3 VSD0 SD_DATA_0 VSD0 SD_DATA_0 VSD0 SD_DATA_0 VSD0 SD_DATA_0 VSD0 SD_DATA_0 VSD0 GPI058 VI0 GPI078 VI0 GPI079 VI0 GPI079 VI0 GPI079 VI0 GPI070 VI0 GPI071 VI0 GPI072 VI0 GPI079 VI0 GPI070 VI0 GPI071 VI0 GPI072 VI0 GPI073 VI0 GPI074 VI0 GPI075 VI0 GPI076 VI0 GPI071 <t< td=""><td>GPI017 VSDI0 GPI017 SDD ATA2 SD_DATA2 VSDI0 SD_DATA2 SD_DATA2 SD_DATA3 VSDI0 SD_DATA2 SD_DATA2 SD_DATA3 VSDI0 SD_DATA2 SD_DATA2 SD_DATA2 VSDI0 SD_DATA2 SD_DATA2 SD_DATA2 VSDI0 SD_DATA2 SD_DATA2 SD_DATA3 VSDI0 SD_DATA2 SD_DATA2 GPI018 VIO SD_DATA3 GPI018 GPI018 VIO GPI018 GPI019 GPI019 VIO GPI019 GPI019 GPI019 VIO GPI019</td><td>GRI017 VSD0 GRI017 VSD0 SD_DATA_2 VSD0 SD_DATA_2 IVOT SD_DATA_3 VSD0 SD_DATA_3 IVD0 GRI017 VSD0 SD_DATA_3 IVD0 SD_DATA_3 VSD0 SD_DATA_3 IVD0 SD_DATA_0 VSD0 SD_DATA_0 IVD1 SD_DATA_0 VSD0 SD_DATA_0 IVD1 SD_DATA_0 VSD0 SD_DATA_0 IVD1 GRI025 VID0 SD_DATA_0 IVD1 GRI026 VID0 SD_DATA_0 IVD1 GRI028 VID0 SD_DATA_0 IVD1 GRI028 VID0 SD_DATA_0 IVD1 GRI029 VID SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_S</td><td>Image: section of the sectio</td><td>GPI017 VISDO VISDO GPI017 U/OT VISDO SD_DATA_2 VISDIO SD_DATA_2 VISDIO SD_DATA_2 VIOT SPINP VIOT SD_DATA_3 VISDIO SD_DATA_2 VIOT SPINP VIOT SPINP VIOT SD_DATA_3 VISDIO SD_DATA_2 VIOT SPICAL VIOT SPICAL VIOT SD_DATA_3 VISDIO SD_DATA_3 VISDIO SD_DATA_1 VIOT SPICAL VIOT SD_DATA_0 VISDIO SD_DATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI018 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI020 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI021 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI022 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI021 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI022 VIO SD_OATA_1 VIOT SPICAL VIOT SPINP VIOT GPIO</td><td>GP017 VSD0 VSD0 GP017 VOT VET GP017 VOT GP017 GP017<!--</td--><td>GP007 VISDO GP007 VIOT <</td><td>GP017 VSD0 VSD0 F81_DATAS SD_DATA_2 VSD0 SD_DATA_2 SPID_ATA SPID_ATA</td><td>GRI017 VISDO VISDO GRI017 VISDO GRI017 VISTO VISTO <</td><td>GRI017 VISIO VISIO Control GRI017 U/OT GRI017 U/OT HS1_DATAS HI/OT UZIDO SD_DATA_2 VISIO SD_DATA_2 VISIO SD_DATA_2 HI/OT SPHD U/OT GRI017 U/OT HS1_DATAS HI/OT URINO SD_DATA_3 VISIO SD_DATA_3 VISIO SD_DATA_3 U/OT SPHD U/OT GRI011 U/OT HS1_DATA_2 HI/OT URINO SD_DATA_3 VISIO SD_DATA_3 VISIO SD_DATA_3 U/OT SPHD_4 U/OT SPHD_4 U/OT HS1_DATA_3 VISIO U/OT HS1_DATA_3 U/OT HS1_DATA_3 U/OT U/OT</td><td>GP017 VSD0 VSD0 GP017 VSD0 GP017 U/T U/T GP017 U/T HS1_DATAS HU/T UZIX0 0 SD_DATA_2 VSD0 SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T UZIX0 U/T HS1_DATAS HU/T UZIX0 HI/T UI/T HS1_DATA HI/T UI/T HS1_DATA HI/T UH/TS O UH/TS D D UH/TS UH/TS D UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS<td>GP017 VSD0 VSD0 M <th< td=""><td>GP017 VSD0 VSD0 VSD0 C GP017 UOT GP107 UOT SUD, TAS, SUD, TAS, SUD, SUD, SUD, SUD, SUD, SUD, SUD, SU</td><td>GP017 VSD0 VSD0</td><td>Property VSD0 VSD0</td></th<></td></td></td></t<> | GPI017 VSDI0 GPI017 SDD ATA2 SD_DATA2 VSDI0 SD_DATA2 SD_DATA2 SD_DATA3 VSDI0 SD_DATA2 SD_DATA2 SD_DATA3 VSDI0 SD_DATA2 SD_DATA2 SD_DATA2 VSDI0 SD_DATA2 SD_DATA2 SD_DATA2 VSDI0 SD_DATA2 SD_DATA2 SD_DATA3 VSDI0 SD_DATA2 SD_DATA2 GPI018 VIO SD_DATA3 GPI018 GPI018 VIO GPI018 GPI019 GPI019 VIO GPI019 GPI019 GPI019 VIO GPI019 | GRI017 VSD0 GRI017 VSD0 SD_DATA_2 VSD0 SD_DATA_2 IVOT SD_DATA_3 VSD0 SD_DATA_3 IVD0 GRI017 VSD0 SD_DATA_3 IVD0 SD_DATA_3 VSD0 SD_DATA_3 IVD0 SD_DATA_0 VSD0 SD_DATA_0 IVD1 SD_DATA_0 VSD0 SD_DATA_0 IVD1 SD_DATA_0 VSD0 SD_DATA_0 IVD1 GRI025 VID0 SD_DATA_0 IVD1 GRI026 VID0 SD_DATA_0 IVD1 GRI028 VID0 SD_DATA_0 IVD1 GRI028 VID0 SD_DATA_0 IVD1 GRI029 VID SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_S | Image: section of the sectio | GPI017 VISDO VISDO GPI017 U/OT VISDO SD_DATA_2 VISDIO SD_DATA_2 VISDIO SD_DATA_2 VIOT SPINP VIOT SD_DATA_3 VISDIO SD_DATA_2 VIOT SPINP VIOT SPINP VIOT SD_DATA_3 VISDIO SD_DATA_2 VIOT SPICAL VIOT SPICAL VIOT SD_DATA_3 VISDIO SD_DATA_3 VISDIO SD_DATA_1 VIOT SPICAL VIOT SD_DATA_0 VISDIO SD_DATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI018 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI020 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI021 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI022 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI021 VIO SD_OATA_1 VIOT SPICAL VIOT SPICAL VIOT GPI022 VIO SD_OATA_1 VIOT SPICAL VIOT SPINP VIOT GPIO | GP017 VSD0 VSD0 GP017 VOT VET GP017 VOT GP017 GP017 </td <td>GP007 VISDO GP007 VIOT <</td> <td>GP017 VSD0 VSD0 F81_DATAS SD_DATA_2 VSD0 SD_DATA_2 SPID_ATA SPID_ATA</td> <td>GRI017 VISDO VISDO GRI017 VISDO GRI017 VISTO VISTO <</td> <td>GRI017 VISIO VISIO Control GRI017 U/OT GRI017 U/OT HS1_DATAS HI/OT UZIDO SD_DATA_2 VISIO SD_DATA_2 VISIO SD_DATA_2 HI/OT SPHD U/OT GRI017 U/OT HS1_DATAS HI/OT URINO SD_DATA_3 VISIO SD_DATA_3 VISIO SD_DATA_3 U/OT SPHD U/OT GRI011 U/OT HS1_DATA_2 HI/OT URINO SD_DATA_3 VISIO SD_DATA_3 VISIO SD_DATA_3 U/OT SPHD_4 U/OT SPHD_4 U/OT HS1_DATA_3 VISIO U/OT HS1_DATA_3 U/OT HS1_DATA_3 U/OT U/OT</td> <td>GP017 VSD0 VSD0 GP017 VSD0 GP017 U/T U/T GP017 U/T HS1_DATAS HU/T UZIX0 0 SD_DATA_2 VSD0 SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T UZIX0 U/T HS1_DATAS HU/T UZIX0 HI/T UI/T HS1_DATA HI/T UI/T HS1_DATA HI/T UH/TS O UH/TS D D UH/TS UH/TS D UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS<td>GP017 VSD0 VSD0 M <th< td=""><td>GP017 VSD0 VSD0 VSD0 C GP017 UOT GP107 UOT SUD, TAS, SUD, TAS, SUD, SUD, SUD, SUD, SUD, SUD, SUD, SU</td><td>GP017 VSD0 VSD0</td><td>Property VSD0 VSD0</td></th<></td></td> | GP007 VISDO GP007 VIOT < | GP017 VSD0 VSD0 F81_DATAS SD_DATA_2 VSD0 SD_DATA_2 SPID_ATA SPID_ATA | GRI017 VISDO VISDO GRI017 VISDO GRI017 VISTO VISTO < | GRI017 VISIO VISIO Control GRI017 U/OT GRI017 U/OT HS1_DATAS HI/OT UZIDO SD_DATA_2 VISIO SD_DATA_2 VISIO SD_DATA_2 HI/OT SPHD U/OT GRI017 U/OT HS1_DATAS HI/OT URINO SD_DATA_3 VISIO SD_DATA_3 VISIO SD_DATA_3 U/OT SPHD U/OT GRI011 U/OT HS1_DATA_2 HI/OT URINO SD_DATA_3 VISIO SD_DATA_3 VISIO SD_DATA_3 U/OT SPHD_4 U/OT SPHD_4 U/OT HS1_DATA_3 VISIO U/OT HS1_DATA_3 U/OT HS1_DATA_3 U/OT U/OT | GP017 VSD0 VSD0 GP017 VSD0 GP017 U/T U/T GP017 U/T HS1_DATAS HU/T UZIX0 0 SD_DATA_2 VSD0 SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T SD_DATA HU/T UZIX0 U/T HS1_DATAS HU/T UZIX0 HI/T UI/T HS1_DATA HI/T UI/T HS1_DATA HI/T UH/TS O UH/TS D D UH/TS UH/TS D UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS UH/TS <td>GP017 VSD0 VSD0 M <th< td=""><td>GP017 VSD0 VSD0 VSD0 C GP017 UOT GP107 UOT SUD, TAS, SUD, TAS, SUD, SUD, SUD, SUD, SUD, SUD, SUD, SU</td><td>GP017 VSD0 VSD0</td><td>Property VSD0 VSD0</td></th<></td> | GP017 VSD0 VSD0 M <th< td=""><td>GP017 VSD0 VSD0 VSD0 C GP017 UOT GP107 UOT SUD, TAS, SUD, TAS, SUD, SUD, SUD, SUD, SUD, SUD, SUD, SU</td><td>GP017 VSD0 VSD0</td><td>Property VSD0 VSD0</td></th<> | GP017 VSD0 VSD0 VSD0 C GP017 UOT GP107 UOT SUD, TAS, SUD, TAS, SUD, SUD, SUD, SUD, SUD, SUD, SUD, SU | GP017 VSD0 VSD0 | Property VSD0 VSD0 |

IO_MUX

www.espressif.com

Revision History

Date	Version	Release notes
		Deleted software-specific features;
2018.01	V2.1	 Deleted information on LNA pre-amplifier;
2010101		 Specified the CPU speed and flash speed of ESP32-D2WD;
		Added notes to Section 2.3 Power Scheme.
2017.12	V2.0	Added a note on the sequence of pin number in Chapter 6.
		 Updated the description of the pin CHIP_PU in Table 1;
		 Added a note to Section 2.3 Power Scheme;
		Updated the description of the chip's system reset in Section 2.4 Strapping
2017.10	V1.9	Pins;
		• Added a description of antenna diversity and selection to Section 3.5.1;
		• Deleted "Association sleep pattern" in Table 4 and added notes to Active
		sleep and Modem-sleep.
2017.08	V1.8	Added Table 4.2 in Section 4;
		Corrected a typo in Figure 1.
		Changed the transmitting power to +12 dBm; the sensitivity of NZIF receiver
		to -97 dBm in Section 1.3;
		 Added a note to Table 2.2 Pin Description;
		 Added 160 MHz clock frequency in section 3.1.1;
		• Changed the transmitting power from 21 dBm to 20.5 dBm in Section 3.5.1;
		Changed the dynamic control range of class-1, class-2 and class-3 transmit
		output powers to "up to 24 dBm"; and changed the dynamic range of NZIF
		receiver sensitivity to "over 97 dB" in Section 3.6.1;
		 Updated Table 4 Power Consumption by Power Modes, and added two notes to it;
2017.08	V1.7	• Updated sections 4.1.1, 4.1.10;
		 Updated Table 7 Absolute Maximum Ratings;
		Updated Table 8 RF Power Consumption Specifications, and changed the
		duty cycle on which the transmitters' measurements are based to 50%.
		Updated Table 9 Wi-Fi Radio Characteristics and added a note on "Output
		impedance" to it;
		 Updated the parameter "Sensitivity" in Table 10, 12, 14;
		• Updated the parameters "RF transmit power" and "RF power control range",
		and added the parameter "Gain control step" in Table 11, 13, 15;
		 Deleted Chapters Touch Sensor and Code Examples;
		 Added the link to <u>certification download</u>.
		Corrected two typos:
2017.06	V1.6	• Changed the number of external components to 20 in Section 1.1.2;
		Changed the number of GPIO pins to 34 in Section 4.1.1.

Date	Version	Release notes
		Changed the power supply range in Section 1.4.1 CPU and Memory;
2017.06	V1.5	 Updated the note in Section 2.3 Power Scheme;
		 Updated Table 7 Absolute Maximum Ratings;
2017.00		Changed the drive strength values of the digital output pins in Note8 in Table
		17 Notes on ESP32 Pin Lists;
		 Added Documentation Change Notification.
		• Added a note to the frequency of external crystal oscillator in Section 1.4.2
	V1.4	Clocks and Timers;
		 Added a note to Section 2.4 Strapping Pins;
		 Updated Section 3.7 RTC and Low-Power Management;
2017.05		Changed the maximum driving capability in Table 7 Absolute Maximum Rat-
2017.00		ings from 12 mA to 80 mA;
		- Changed the input impedance value of 50 $\!\Omega$ in Table 9 Wi-Fi Radio Charac-
		teristics to output impedance value of 30+j10 Ω ;
		 Added a note to No.8 in Table 17 Notes on ESP32 Pin Lists;
		Deleted GPIO20 in Table IO_MUX.
	V1.3	 Added Appendix ESP32 Pin Lists;
2017.04		 Updated Table Wi-Fi Radio Characteristics;
		 Updated Figure ESP32 Pin Layout (for QFN 5*5).
2017.03	V1.2	 Added a note to Table Pin Description;
	V 1.2	 Updated the note in Section Internal Memory.
		 Added Chapter Part Number and Ordering Information;
2017.02		 Updated Section MCU and Advanced Features;
		 Updated Section Block Diagram;
		 Updated Chapter Pin Definitions;
	V1.1	 Updated Section CPU and Memory;
		 Updated Section Audio PLL Clock;
		 Updated Section Absolute Maximum Ratings;
		 Updated Chapter Package Information;
		Updated Chapter Learning Resources.
2016.08	V1.0	First release.